UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

100G NIC with PP Integration

Continuous growth in data center capacity drives an urgent demand for lower CAPEX, OPEX, and bandwidth. Market mandates dictate that higher performance line cards maintain the same physical form factor and power footprints as fork lift upgrades are untenable. Offloading CPU functionality like packet processing or implementing deeper buffers into dedicated hardware saves further power and adds flexibility to the NIC. Current 80G NIC cards use two relatively large QSFP modules and implement dual 40GE MAC cores in the FPGA fabric. Kintex® UltraScale™ enables integration of a single CXP module for higher port density, lowering CAPEX and OPEX.

Solution Summary and Benefits

  • Integration of single CXP module for higher front panel density, doubling front panel optics capacity leading to doubling bandwidth on a line card
  • Reduce system latency and power through granular clock gating and off-loading CPU functions
  • Hardened 100G Ethernet and PCI Express® Gen3 cores provide lowest latency implementation while retaining benefits of programmability
  • Accelerated design productivity by leveraging OpenCV, Vivado® High-Level Synthesis, and IP Integrator in a tightly integrated tool flow
  • Reduced time to integration with SmartCore™ IP, specialized ecosystem IP and software, and operating systems
08_Kintex_CS1423_HighPortDensity_100G_TrafficManager_NIC-COMBO_063014

UltraScale Architecture Benefits

  • Massive I/O Bandwidth
    • 100GE MAC hard core for low latency interface
    • PCIe Gen3X hard cores in any speed grade
  • Massive Data Flow & Routing
    • Efficient data routing, memory cascading for wider buffers without routing congestion
    • Supports packet processing to offload CPU
    • Permits high utilization for efficient use of device resources
    • ASIC-like clock distribution enables extensive power gating
  • Power Management
    • Fine grain power gating
    • 100G  hardened Ethernet MAC
    • Static power reduction enabled by new process
  • Productivity
    • Integrated 100GE MAC for fast time-to-market
    • Vivado Design Suite IP integration tools enable customer focus on proprietary design
Page Bookmarked