UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Supporting CFP2 optics for next generation 100G Muxponders is critical in achieving the industry cost and performance mandates. Through a high number of 28G transceivers, advanced clocking and routing, on-chip VCXOs, and SmartCORE™ IP, the Virtex® UltraScale™ device enables a 2x100G single-chip data path.

Solution Summary and Benefits

  • High number of 28G transceivers for CFP4 modules, enabling integration with next generation optics and higher port density
  • Extensive number of VCXO oscillators integrate over 25 clocking devices
  • Enhanced clocking and routing and data processing optimizations enable 2x100G throughput on a single device
  • SmartCORE IP including ITU G.709 GFEC, OTU4 Framer, and 100G Single Stage Mux for rapid implementation
07_Virtex_CS1423_100G_Muxponder-COMBO_063014

UltraScale Architecture Benefits

  • Massive I/O Bandwidth
    • 200G Ingress and Egress
    • 8 channels at 28G, 20 channels at 10G
  • Massive Data Flow & Routing
    • 200G single chip datapath
  • ASIC-like Clocking
    • Localized clocking architecture required to support  IP interfaces (20+ separate clock domains)
    • Only one transceiver reference clock required – use fPLL
  • Single Chip Integration
    • Density enables migration to single chip
Page Bookmarked