Memories & Storage Elements
Math Functions
Digital Signal Processing
Basic Elements
Communications & Networking
Video & Image Processing
Content Addressable Memory (CAM) (V3.0)
Asynchronous_FIFO (V4.0)
Synchronous FIFO (V3.0)
Distributed Memory(V5.1)
Dual-Port Block Memory (V4.0)
Single-Port Block Memory (V4.0)
Cascaded Integrator-Comb(CIC) Filter (V3.0)
Bit Correlator (V3.0)
Digital Down Converter (DDC) (V1.0)
Distributed Arithmetic FIR Filter (V7.0)
Direct Digital Synthesizer (DDS) (V4.1)
LFSR (V2.0)
MAC FIR (V1.0)
1-D Discrete Cosine Transform (DCT) (V2.1)
2-D Discrete Cosine Transform (DCT) (V2.0)
8B/10b Encoder (V3.0)
8b/10b Decoder (V4.0)
Convolutional Encoder (V2.0)
Sine/Cosine Look Up Table (V4.1)
Pipelined Divider (V2.0)
Multiply Accumulator (V2.0)
Multiply Generator (V5.0)
Accumulator (V5.0)
Adder/Subtracter (V5.0)
Twos Complementer (V5.0)
Comparator (V5.0)
Binary Counter (V5.0)
Binary Decoder (V5.0)
Bit Bus Gate (V5.0)
Bit Gate (V5.0)
Bus Gate (V5.0)
Bit Multiplexer (V5.0)
Bus Multiplexer (V5.0)
BUFE-based Multiplexer Slice (V5.0)
BUFT-based Multiplexer Slice (V5.0)
FD-based Parallel Register (V5.0)
LD-based Parallel Latch (V5.0)
FD-based Shift Register (V5.0)
RAM-based Shift Register (V5.0)
Comments, Questions, or Problems? Please E-mail coregen@xilinx.com or enter a Web case.
