Home : Products and Solutions : IP Center : CORE Generator : CORE Generator Supported IP in ISE 7.1i + IP Update 3

Product|design_tool

CORE Generator Supported IP in ISE 7.1i with IP Update 3

CORE Generator IP Supported in ISE 7.1i + IP Update 3

Xilinx recommends that you use the latest version of a LogiCORE whenever possible to access the latest enhancements and architecture support.

This page lists the cores supported in the 7.1i CORE Generator after installation of ISE 7.1i IP Update 3.

For more details on each individual core, please follow the HTML link to the detailed product page on the Xilinx IP Center.
For comprehensive information on all Xilinx IP offerings, please go the IP Center page.

Please note that not all IP are supported in all FPGA families.


		Basic Elements		Math Functions
		Communication& Networking		Memories & Storage Elements
		Digital Signal Processing		Standard Bus Interfaces

Communication & Networking	Version	Requires Additional License
Building Blocks
8b/10b Decoder	7.1
8b/10b Encoder	5.0
Error Correction
CDMA2000/3GPP2 TCC Decoder	1.0
CDMA2000/3GPP2 TCC Encoder	2.0
DVB S2 FEC Encoder	1.1
UMTS/3GPP TCC Decoder	1.0
UMTS/3GPP TCC Encoder	2.0
Convolutional Encoder	4.0
Interleaver/De-interleaver	4.0
Reed-Solomon Decoder	5.1
Reed-Solomon Encoder	6.0
Viterbi Decoder	5.0
Serial Interfaces
Aurora	2.3
Telecommunications
Embedded Tri-Mode Ethernet MAC Wrapper	3.1*
Tri-Mode Ethernet MAC	2.1
Ethernet 1000BASE-X PHY	6.0	(not fee-based)
Gigabit Ethernet MAC	6.0
10 Gigabit Ethernet MAC	6.0
Ethernet Statistics Block	1.1	(not fee-based)
SPI-3 Link Layer	4.0*
SPI-3 Physical Layer	4.0*
SPI-4.2 Lite	3.0*
SPI-4.2	7.3* (Virtex-4 only)
XAUI	6.0	(not fee-based)
Fibre Channel	2.0
Generic Framing Procedure (GFP)	1.3
Digital Signal Processing	Version	Requires Additional License
Correlators
Bit Correlator	3.0
Filters
Cascaded Integrator Comb Filter	3.0
DA FIR	9.0
MAC FIR Filter	5.1
Modulation
Numerically Controlled Oscillator / Direct Digital Synthesizer	5.0
Digital Down Converter	1.0
Digital Up Converter	1.2
Multiply Accumulators
Multiply Accumulator	4.0
Discrete Cosine Transforms
1-D Discrete Cosine Transform	2.1
2-D Discrete Cosine Transform	2.0
Fast Fourier Transforms
Fast Fourier Transform	3.2*
32 Pt Complex Fast Fourier Transform	3.0
Math Functions	Version	Requires Additional License
Accumulators
Accumulator	7.0
Adders & Subtractors
Adder Subtracter	7.0
CORDIC / Conversions
CORDIC	3.0
Dividers & Reciprocal Functions
Pipelined Divider	3.0
Floating Point
Floating Point	1.0
Multipliers
Complex Multiplier	2.1
Multiplier Generator	7.0
Square Root
CORDIC - square root option	3.0
Trig Functions
Sine Cosine Lookup Table	5.0
Memories & Storage Elements	Version	Requires Additional License
CAMs
Content Addressable Memory	5.1
FIFOs
FIFO Generator	2.2*
Asynchronous FIFO	6.1
Synchronous FIFO	5.0
RAMs & ROMs
Distributed Memory Generator	1.1
Distributed Memory	7.1
Single Port Block Memory	6.2
Dual Port Block Memory	6.3*
Standard Bus Interfaces	Version	Requires Additional License
PCI
PCI Express PIPE	1.2*
PCI 32-bit Interface v3.0	3.151*
PCI 64-bit Interface v3.0	3.151*
PCI-X / PCI 64-bit Interface v5.0 (Build 95)	5.101*
PCI UCF Generator for Virtex-4	1.1
Basic Elements	Version	Requires Additional License
Comparators
Comparator	8.0
Counters
Binary Counter	8.0
Encoders & Decoders
Binary Decoder	7.0
Logic Gates & Buffers
Bit Bus Gate	7.0
Bit Gate	7.0
Bus Gate	7.0
Multiplexers
Bit Multiplexer	7.0
Multiplexer Slice BUFE	7.0
Multiplexer Slice BUFT	7.0
Registers, Shifters & Pipelining
FD-based Parallel Register	7.0
FD-based Shift Register	7.0
LD-based Parallel Latch	7.0
Linear Feedback Shift Register	3.0
RAM-based Shift Register	8.0

* = New version in this release

Comments, Questions, or Problems? Please create a WebCase

	CORE Generator

/csi/footer.htm