ISE CORE Generator IP Updates

Key Documentation

Quick Links

ISE® CORE Generator™ IP Updates 11.5 (IP_11.5)

Release Date: March 16, 2010
11.5 is a Required Bug Fix Release for all Virtex®-6 and Spartan®-6 FPGA designs.

Virtex-6 FPGA Designs

The IP cores below have been updated in this release to the revisions indicated and must be regenerated to incorporate all enhancements for Virtex-6 support:

10 Gigabit Ethernet MAC	v9.3, rev.1
Aurora 64B/66B	v3, rev.1
Aurora 8B/10B	v5.1, rev.1
Block Memory Generator	v3.3, rev.1
Clocking Wizard	v4.1, rev.1
CPRI	v2.3, rev.1
Ethernet 1000BASE-X PCS/PMA or SGMII	v10.3, rev.1
FIFO Generator	v5.3, rev.1
OBSAI	v3.3, rev.1
RapidIO Logical (I/O) and Transport Layer Interface Core	v5.4, rev.1
RapidIO Physical Layer Interface Core	v5.4, rev.1
RXAUI	v1.1, rev.1
SPI-3 Link Layer	v7.1, rev.1
SPI-4.2	v9.3, rev.1
SPI-4.2 Lite	v5.1, rev.2
Tri-Mode Ethernet MAC	v4.3, rev.1
Virtex-6 FPGA Embedded Tri-Mode Ethernet MAC Wrapper	v1.3, rev.1
Virtex-6 GTX Wizard	v1.4, rev.1
Virtex-6 Integrated Block for PCI Express®	v1.4, rev.1
XAUI	v9.1, rev.1

Spartan-6 FPGA Designs

The IP cores below have been updated in this release to the revisions indicated and must be regenerated to incorporate all enhancements for Spartan-6 support:

RapidIO Logical (I/O) and Transport Layer Interface Core	v5.1, rev.1
RapidIO Physical Layer Interface Core	v4.4, rev.1
SPI-4.2 Lite	v5.1, rev.2
Tri-Mode Ethernet MAC	v4.3, rev.1