| |
| Requirements |
|
Install these updates if you have not already done so:
| Updates |
Installation Instructions and
Release Notes |
|
ISE® v10.1.3 or higher
ISE IP Update 10.1.3 (IP_10.1.3)
|
- Install the required updates in one of the following
ways:
- Run WebUpdate from the ISE Project Navigator
Help menu, or CORE Generator Tools
menu,
- Download the indicated updates from the
Xilinx Download
Center and run the standalone installer
- The required ISE Service Pack is
automatically installed with the selected IP Update
when using either method.
- Review the Critical Information link for
the IP Update on Download
Center for Installation instructions. See the IP Release Notes Guide for the most recent release notes which include information on known issues, new features, and patches.
|
(NOTE: You must be registered on Xilinx.com to access
these updates.)
|
| License Terms |
| The conditions of the Core Evaluation License Agreement apply toward your evaluation
of this core. |
| Accessing the Evaluation
Files |
| Simulation
Only Evaluation |
|
To perform a Simulation Only Evaluation:
- Make sure you have installed the required software as
specified in the requirements section to ensure that you
have the required software and IP core version. The Simulation
Eval license key is shipped with the core by default.
- Follow the general instructions below on Generating
the Core.
- Integrate the core into your design and perform a functional
simulation. See the
Getting
Started Guide for more details.
[Back to top]
|
| Full
System Hardware Evaluation |
|
To perform a Full System Hardware Evaluation:
- Make sure you have satisfied the requirements.
- Generate
a Full System Hardware Evaluation License Key.
- The license will be generated and emailed to you automatically.
Install the license as directed by the email instructions.
- Follow the general instructions below on Generating
the Core.
- To familiarize yourself with the ISE design flow,
- Process the Example Design delivered with the
core through ISE following the Quick Start instructions
in the
Getting
Started Guide .
- To perform an in-depth evaluation in hardware in your
own design:
- Instantiate the core in your own design, place and route
the design using ISE, then generate a bitstream and use
it to program an appropriate FPGA device.
| Note that the core will cease to function in the programmed
device after 8 hours. |
[back to top]
|
| Generating
the Core |
- Start the CORE Generator using either of the following
methods:
- From ISE: Select Projects -> New Source
-> IP (Coregen and Architecture Wizard)
- From Windows: Select Programs -> Xilinx
-> Accessories -> CORE Generator
- The SPI-4.2 core is located in the Communication
and Networking folder in the IP catalog section
of the CORE Generator window.
Refer to the Example Design Quick Start chapter of the
Getting
Started Guide for more detailed instructions on evaluating
the core.
|
| Release Notes &
Known Issues |
|
See the IP Release Notes Guide for the most recent release notes which include information on known issues, new features, and patches.
[back to top]
|
| Learn More |
|
You can learn more about the Xilinx SPI-4.2 solutions by visiting
the SPI-4.2
Core product information page.
[back to top]
|