|
|
|
This chapter contains the following sections.
For detailed information about Verilog design constraints and options, refer to the "Design Constraints" chapter. For information about the Verilog attribute syntax, see the "Verilog Meta Comment Syntax" section.
For information on setting Verilog options in the Process window of the Project Navigator, refer to the "Setting Constraints and Options" section.