|
|
|
RESERVED_SITES
- "RESERVED_SITES Description"
- "RESERVED_SITES Architecture Support"
- "RESERVED_SITES Applicable Elements"
- "RESERVED_SITES Propagation Rules"
- "RESERVED_SITES Syntax Examples"
RESERVED_SITES Description
This constraint is only applicable to the modular design flow. The MODULE/RESERVED_SITES UCF constraint has the following syntax:
MODULE "module_name" RESERVED_SITES ="S1", "S2" ... ;This constraint specifies that the sites "S1", "S2" ... should all be considered available for placement of components of module module_name. The only types of sites that can be used in this constraint are those that can hold IOs, BRAMs or MULTs. This constraint will get translated in the PCF to one of two types of constraints depending on whether the module module_name is being implemented or not. When module module_name is being implemented as the active module then this constraint is translated into the following PCF constraints:
COMPGRP "X" COMP "C1" COMP "C2" ... ; COMPGRP "X" LOCATE = SITE "S1" SITE "S2" ... ;When some module other than module_name is being implemented as the active module, this constraint is translated into the following PCF constraint:
PROHIBIT SITE "S1" SITE "S2" ... ;The use of this constraint will then guarantee that the specified sites can only have components placed into them from the specified module.
RESERVED_SITES Architecture Support
Virtex Yes Virtex-E Yes Spartan-II Yes Spartan-IIE Yes Virtex-II Yes Virtex-II Pro Yes Spartan No SpartanXL No XC4000X No XC4000E No XC9500, XC9500XL, XC9500XV No CoolRunner No CoolRunner II NoRESERVED_SITES Applicable Elements
Sites (RAMS, TBUFS, MULTS, IOBS) (Cannot be used with slices)
RESERVED_SITES Propagation Rules
See the "RESERVED_SITES Description" section.
RESERVED_SITES Syntax Examples
ECS Schematic Editor
VHDL
Verilog
ABEL
NCF
UCF
MODULE "module_name" RESERVED_SITES ="S1", "S2" ... ;Xilinx Constraints Editor
PCF
The UCF syntax is translated into the following PCF syntax:
COMPGRP "X" COMP "C1" COMP "C2" ... ; COMPGRP "X" LOCATE = SITE "S1" SITE "S2" ... ;XST Constraint File
FPGA Express Constraints Editor
Floorplanner
FPGA Editor
XST Command Line
Project Navigator
|
|
|