Main

Xilinx Kintex-7 FPGA KC724 Characterization Kit

 

Click to Enlarge Image

View Partner Profile

$5,995

Part Number:

CK-K7-KC724-G
CK-K7-KC724-G-J

The Kintex™-7 FPGA KC724 Characterization Kit provides the hardware environment for characterizing and evaluating 16 GTX (12.5Gbps) transceivers of the on-board Kintex-7 K325T FPGA. The KC724 allows evaluation of the Integrated Bit Error Ratio Test (IBERT) demonstration using either the Vivado™ or ISE® design suites. Each GTX Quad and its associated reference clock are routed from the FPGA to a connector pad which is designed to interface with a Samtec BullsEye connector.  A cable enabled with a BullsEye connector and 10 standard SMAs allows users to connect to a broad range of evaluation platforms, from backplanes and optical evaluation boards to high speed test equipment.  Each BullsEye connector handles a full GTX Quad, four transmit/receive pairs as well as the two independent reference clocks, enabling the highest level of flexibility in testing custom applications.

What's Included

  • KC724 Evaluation Board featuring the Kintex-7 XC7K325T-3FFG900E FPGA
  • Full seat Vivado Design: Design Edition
    • Device-locked to the Kintex-7 XC7K325T FPGA
  • One Samtec Bullseye Cable
  • Superclock-2 Module Supporting Multiple Frequencies
  • Documentation
  • Board Design Files
  • Cables & Power Supply 
    • On-board power supplies for all necessary voltages
    • Terminal blocks for optional use of external power supplies
    • Power module supporting Kintex-7 FPGA GTX transceiver power requirement

KC724 Characterization Kit

 Key Features

FPGA: Kintex -7 XC7K325T-3FFG900E FPGA
  • ROHS compliant KC724 kit including the 7 XC7K325T-3FFG900E FPGA
Configuration
  • Digilent USB JTAG programming port
Memory
  • System ACE™ SD controller
Communication & Networking
  • Four Samtec BullsEye connector pads for the GTX transceivers and reference clocks
  • Two pairs of differential MRCC inputs with SMA connectors
  • USB-to-UART bridge
Display
  • Power status LEDs
  • General purpose DIP switches, LEDs, push buttons, and test I/O
Expansion Connectors
  • Two VITA 57.1 FPGA mezzanine card (FMC) high pin count (HPC) connectors
Clocking
  • Fixed, 200 MHz 2.5V LVDS oscillator wired to multi-region clock capable (MRCC) inputs
  • SuperClock-2 module supporting multiple frequencies
Power
  • PMBus connectivity to on-board digital power supplies

Vivado Design Suite: Design Edition (device-locked to Kintex-7 XC7K325T-3FFG900E).

NameDescriptionDownload
Vivado Design Suite The Xilinx Vivado™ Design Suite is a revolutionary IP and System Centric design environment built from the ground up to accelerate the design for all programmable devices.  
NameDescription
Kintex-7 FPGA KC724 Characterization KitDocumentation and Design Files for Kintex-7 FPGA KC724 Characterization Kit.
 
 
/csi/footer.htm