Main

Xilinx Artix-7 FPGA AC701 Evaluation Kit

 

Click to Enlarge Image

View Partner Profile

$1,295

Part Number:

EK-A7-AC701-G
EK-A7-AC701-G-J

The Artix™-7 FPGA AC701 Evaluation Kit features the leading system performance per watt Artix-7 family to get you quickly prototyping for your cost sensitive applications.  This includes all the basic components of hardware, design tools, IP, and pre-verified reference designs.  This also features a targeted reference design enabling high-performance serial connectivity and advanced memory interfacing equipped with a full license for the Northwest Logic DMA engine.

Artix-7 FPGA Family Product Brief (PDF)

What's Included

  • AC701 evaluation board featuring the XC7A200T-2FBG676C FPGA
  • Targeted Reference Design featuring DDR3, PCIe® and DMA
    • Including a full license for the Northwest Logic DMA
  • AMS 101 evaluation card
  • Full seat Vivado™ Design Suite: Design Edition
    • Device-locked to the Artix-7 XC7A200T FPGA
  • Printed Getting Started Guide
  • Cables & Power Supply
  • Additional downloadable content including
    • Reference Designs, Design Examples, and Demos
    • Board Design Files
    • Extensive Documentation

Jump To...

 Artix-7 FPGA AC701 Base Board

 Key Features

FPGA: Artix-7 XC7A200T-2FBG676C FPGA
  • ROHS compliant AC701 kit including the XC7A200T-2FBG676C FPGA
Configuration
  • Onboard JTAG configuration circuitry to enable configuration over USB
  • JTAG header provided for use with Xilinx download cables such as the Platform Cable USB II
  • Quad SPI Flash: 32MB (256Mb)
Memory
  • DDR3 SODIMM 1GB up to 533MHz / 1066Mbps
  • Quad SPI Flash: 32MB (256Mb)
  • IIC EEPROM: 8Kb
  • SD Card Slot
Communication & Networking
  • 10/100/1000 Mbps Ethernet (RGMII)
  • SFP cage
  • GTP port (TX, RX) with four SMA connectors
  • UART To USB Bridge
  • PCI Express 4-lane edge connector
Display
  • HDMI video output
  • LCD display (2x16)
  • User LEDs (x4)
Expansion Connectors
  • FMC-HPC (Partially Populated) connector
    • GTP Transceivers (x2) , 116 single-ended or 58 differential (34 LA & 24 HA) user defined signals
    • VADJ can support 1.8V, 2.5V (default), or 3.3V
  • PMOD (1x6 0.1" Header)
Clocking
  • Fixed Oscillator with differential 200MHz output
    • Used as the “system” clock for the FPGA
  • User Programmable (IIC) Differential Oscillator (Range: 10MHz - 810 MHz, 156.250 MHz default)
  • Differential SMA clock input
  • Differential SMA GTP reference clock input
  • Jitter attenuated clock
    • Used to support CPRI/OBSAI applications that perform clock recovery from a user-supplied SFP/SFP+ module
Control & I/O
  • User Push Buttons (x5)
  • User DIP Switch (4-position)
  • SMA User I/O (Diff Pair)
  • AMS FAN Header (2 I/O)
  • 7 I/O pins available through LCD header
Power
  • AC Power adapter (12V) or ATX
Analog
  • XADC header

 AMS 101 Evaluation Card

 AMS Key Features

  • AMS101 analog evaluation card which connects to XADC header
    • Enables evaluation of XADC 12-bit, 17-channel, 1Msps dual ADCs and Analog Mixed Signal technology
  • Pins and BNC mini grabbers allow for external analog input signals
  • On-board 16-bit dual DAC for analog test signals
    • Reference designs allow sine wave or DC test signals
  • AMS101 Evaluation Card pairs with free AMS Evaluator tool for analyzing analog data, internal temperature and voltage measurements, and saving data to a .csv file

If you have product or sales related questions, please check the FAQ. For all other inquiries, please open a Webcase.

Xilinx offers a 90-day limited warranty on this product. See Limited Warranty for detailed information.

NameDescriptionType
Vivado Design Suite: Design Edition
The Xilinx Vivado™ Design Suite is a revolutionary IP and System Centric design environment built from the ground up to accelerate the design for all programmable devices.Device-Locked to the Artix-7 XC7A200T FPGA
PCI Express DMA Engine
(Northwest Logic)
PCI Express DMA Engine (Northwest Logic)Full License
Memory Interface Generator (MIG)MIG is a free software tool used to generate memory controllers and interfaces for Xilinx FPGAs.No-charge IP

Featured Design: Artix-7 Base Targeted Reference Design

Click to zoom

NameDescription
Artix-7 FPGA AC701 Evaluation KitDocumentation and Design Files for the Artix-7 FPGA AC701 Evaluation Kit

 
 
/csi/footer.htm