Main

Virtex-4 ML401 Evaluation Platform

 

Click to Enlarge Image

View Partner Profile

$1,195.00


Lead Time : 2 Weeks

Part Number:

HW-V4-ML401-UNI-G

While Supplies Last

Documentation

Device Family Support

  • Virtex-4 LX

The ideal platform to evaluate and implement your FPGA!

The ML401 is a feature-rich and low-cost general purpose evaluation/development platform which provides easy access to resources available on the on-board Virtex®-4 LX25 FPGA device. Supported by industry standard interfaces, connectors, and peripherals the ML401 is a versatile development platform for multiple applications.

For Japan Customers Only,
please order part number: HW-V4-ML401-UNI-G-J
through your local Japan distributor.

What's Included

  • Evaluation Platform including power supply (localized to U.S.,U.K., or EC), 32-MB Compact Flash card and built-in demonstrations
  • Development tools and PC4 download cable are not included and must be ordered separately.

Key Features

  • Devices Supported: XC4VLX25-FF668-10C
  • Clocks: 100 MHz Oscillator, 2 Clock Sockets
  • Memory: 64 MB DDR SDRAM, 8Mb ZBT SRAM, 64 Mb Flash, 4 kb IIC EEPROM
  • Display: 16 x2 Character LCD
  • Connectors and Interfaces: 4 SMA Connectors (Differential Clocks), 2 PS/2 Connectors (Keyboard/Mouse), 4 Audio Jacks (Line In/Out, Microphone, Head Phone), RS-232 Serial Port, 3 USB Ports (2 Peripheral/1 Host), PC4 JTAG, DB 15 VGA
  • Xilinx Devices on Board: XC4VLX25-FF668-10C, XC95144XL, XCCACE (System ACE™ CF technology), XCF32P (Platform Flash)

Targeted Applications

  • Markets: Industrial, Telecom/Datacom, Medical, Military/Aerospace
  • Applications: Data Transmission & Manipulation, Digital Video, Embedded Microprocessor, Embedded System, ASIC Prototyping, Image Processing, Interrupt Control, Glue and Support Logic
If you have a technical question, please open a webcase. For all other inquiries, contact designkits@xilinx.com.
Xilinx offers a 90-day limited warranty on this product. See Limited Warranty for detailed information.
 
 
 
 
 
/csi/footer.htm