|

Description:
The Virtex™-II Pro ML300 Evaluation Platform allows designers to
investigate and experiment with features of the Virtex-II Pro FPGA.
The Evaluation Platform is an ideal development platform for implementing
designs using PowerPC™ 405 processors, RocketIO™ transceivers, IP
cores, and other high performance Virtex-II Pro FPGA features.
The ML300 Evaluation Platform has been updated to use the Embedded
Development Kit (EDK). For V2PDK related ML300 content, please use
the following link : V2PDK-based
ML300
| First Option |
(DO-V2P-ML300 $4,695)
|
- ML300 hardware platform
- EDK 6.2i ( includes GNU tools, reference designs, etc.)
- ChipScope™ Pro 6.2i (hardware debug tools)
- ISE™ 6.2i (evaluation version)
- Cables (Parallel IV, Ethernet, Fiber Optic, HSSDC2, etc.)
|
OS Requirements : Windows XP, Windows 2000, Solaris 2.8
ML300 Hardware Platform Features:
The development board functions are organized with the Virtex-II
Pro device (XC2VP7) and primary components implemented on the CPU
board and the power and general purpose I/O implemented on the Power-I/O
board.
-
Supports
2VP7-FF672
- 4 ports of Gigabit Ethernet (serial transceiver)
- 2 Serial ATA Connectors (serial transceiver)
- 2 HSSDC2 Connectors (serial transceiver)
- 10/100 Ethernet Port
- SystemACE™ CF Interface, with 1GB IBM MicroDrive for FPGA Configuration,
SW Apps, and file system
- 128 MB DDR SDRAM
- 6.4" VGA TFT LCD with integrated Touch Screen
- IEEE-1394 Support
- 32/33 PCI Mezzanine Card slot, with PMC Conn4
- 2x CardBus / PC Card PCMCIA slots
- High Speed CPU Trace & Debug ports
- AC97 Audio CODEC w 1W power amp
- IIC EEPROM, Temperature Sensors, Digital Potentiometers
- SPI EEPROM
- 2x PS2, Serial Ports, and IEEE1284 Parallel Port
- Generous Prototyping Area
- 9.6 Square inches
- 90 FPGA I/Os
Supported Operating Systems:
|
|
|