Product|devboards

/csi/bk.htm
 

Xilinx ML505 Base System Builder Design

 
Product Details
Built upon the ML505 BSB and EDK's automatically generated library of device drivers and platform support, these Stand-Alone software applications can be used to gain familiarity with the EDK software development tools while exercising features on the ML505 board.

BSB MicroBlaze IP

  • microblaze - 125 MHz
  • mpmc - 125 MHz
  • plb_v46 - 125 MHz
  • lmb_bram_if_cntlr
  • bram_block
  • clock_generator
  • proc_sys_reset
  • util_bus_split
  • xps_gpio
  • xps_iic
  • xps_intc
  • xps_ll_temac
  • xps_mch_emc
  • xps_sysace
  • xps_uart16550
  • lmb_v10
  • xps_timer
  • mdm
Tutorial showing an example ML505 design generated with the XPS BSB wizard.

Standard IP Added

  • xps_tft
  • xps_ps2
  • Additional xps_gpio
  • Additional xps_iic
  • 2nd plb_v46
  • plbv46_plbv46_bridge
  • util_vector_logic
Tutorial showing an how to add Standard Supported IP to the ML505 BSB design using the EDK GUI. Adds video (DVI/VGA), PS/2 Interface, GPIO, and IIC, and supporting IP. This tutorial also provides a Gigabit Ethernet demonstration using the integrated Virtex-5 Tri-mode MAC and the open-source LWIP TCP/IP stack as described in XAPP1026.

Pcores and Standard IP Added

  • opb_ac97_controller_ref (Pcore)
  • opb_v20
  • plbv46_opb_bridge
  • xps_epc
  • util_io_mux (Pcore)
Tutorial showing an how to add a AC '97 Pcore, XAPP 925 USB, and SGMII, to the ML505 STD IP design using the EDK GUI. This tutorial also provides a Gigabit Ethernet demonstration using the integrated Virtex-5 Tri-mode MAC and the open-source LWIP TCP/IP stack as described in XAPP1026.
 
ML505 Overview
ML505 Documentation
ML505 Reference Designs
Known Issues
Related Products
Virtex®-5 FPGAs
Related Information
ISE® Design Tools Center
Embedded Development Kit and Platform Studio
Contact Support
Education Services
Xilinx Design Services (XDS)
Titanium Dedicated
Engineering
Xilinx IP Center
Locator for Development Boards
 
/csi/footer.htm