Product|devboards

/csi/bk.htm
 

Xilinx ML510 Base System Builder Designs

 
Product Details
Built upon the ML510 BSB and EDK's automatically generated library of device drivers and platform support, these Stand-Alone software applications can be used to gain familiarity with the EDK software development tools while exercising features on the ML510 board.
Tutorials describing how to use Base System Builder (BSB) to create MicroBlaze and PowerPC embedded systems using EDK are presented on this web page. The basic BSB generated hardware design is then used to create a derivative design that adds standard IP. Using the standard IP design as a starting point, pcores are added to generate the Pcores example design. For each design, a zip file containing the results of running through the tutorials is provided.

A tutorial and results zip file, showing how to create a dual processor system with two independent BSB generated processing systems is also available in the ML510 Dual Design (BSB1 + BSB2) section. The dual processor design is created by merging two independent single-processor BSB designs, BSB1 and BSB2, into a single design containing two independent processing systems.

BSB1 MicroBlaze IP

  • microblaze - 125 MHz
  • mpmc - 125 MHz
  • plb_v46 - 125 MHz
  • lmb_bram_if_cntlr
  • bram_block
  • clock_generator
  • proc_sys_reset
  • util_bus_split
  • util_reduced_logic
  • xps_gpio
  • xps_iic
  • xps_intc
  • xps_ll_temac
  • xps_mch_emc
  • xps_spi
  • xps_sysace
  • xps_uart16550
  • lmb_v10
  • xps_timer
  • mdm

BSB1 PPC440 IP

  • ppc440_virtex5 - 300 MHz
  • ppc440mc_ddr2 - 200 MHz
  • plb_v46 - 100 MHz
  • xps_bram_if_cntlr
  • bram_block
  • clock_generator
  • proc_sys_reset
  • util_bus_split
  • util_reduced_logic
  • xps_gpio
  • xps_iic
  • xps_intc
  • xps_ll_temac
  • xps_mch_emc
  • xps_spi
  • xps_sysace
  • xps_uart16550
  • xps_ll_fifo
  • jtagppc_cntlr
A tutorial with design files shows how to utilize the XPS BSB wizard to generate a single-processor embedded processing system. The BSB1 hardware design uses one set of the two available integrated processors, DIMM memories, Ethernet connections, and UARTs on the ML510. This design is the foundation upon which additional designs in the BSB1 section are built.
The BSB2 hardware design uses the second set of the two available integrated processors, DIMM memories, Ethernet connections, and UARTs on the ML510. This design is the foundation upon which additional designs in the BSB2 section are built.

The BSB2 designs access the second set of ML510 processor resources through the BSB GUI using the XBD zip file provided below.
DIMM1 XBD files required for Base System Builder to target the ML510 board. Unzip to your $XILINX_EDK directory.

BSB2 MicroBlaze IP

  • microblaze - 125 MHz
  • mpmc - 125 MHz
  • plb_v46 - 125 MHz
  • lmb_bram_if_cntlr
  • bram_block
  • clock_generator
  • proc_sys_reset
  • util_reduced_logic
  • xps_intc
  • xps_ll_temac
  • xps_sysace
  • xps_uart16550
  • lmb_v10
  • xps_timer
  • mdm

BSB2 PPC440 IP

  • ppc440_virtex5 - 300 MHz
  • ppc440mc_ddr2 - 200 MHz
  • plb_v46 - 100 MHz
  • xps_bram_if_cntlr
  • bram_block
  • clock_generator
  • proc_sys_reset
  • util_reduced_logic
  • xps_intc
  • xps_ll_temac
  • xps_sysace
  • xps_uart16550
  • xps_ll_fifo
  • jtagppc_cntlr
A tutorial with design files shows how to utilize the XPS BSB wizard along with the provided XBD files to generate a single-processor embedded processing system. The BSB2 hardware design uses the second set of the two available integrated processors, DIMM memories and UARTs.
 
ML510 Documentation
ML510 Reference Designs
Known Issues
Related Products
Virtex®-5 FPGAs
Related Information
ISE® Design Tools Center
Embedded Development Kit and Platform Studio
Contact Support
Education Services
Xilinx Design Services (XDS)
Titanium Dedicated
Engineering
Xilinx IP Center
Locator for Development Boards
 
/csi/footer.htm