




		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
		Title AUDIO POWER AMPLIFIER	
Size B	Document Number 0381112	Rev 01	
Date: Tuesday, October 22, 2002		Sheet 1 of 35	



XILINX INC. 2100 Logic Drive San Jose California USA 95124

VIRTEX-II

AC97 AUDIO PROCESSOR


Title: AC97 AUDIO PROCESSOR

Size B Document Number: 0381112 Microblaze & Multimedia Demonstration Board



Rev 01


Date: Tuesday, October 22, 2002


Sheet 2 of 35



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
CPLD		
Size	Document Number	Rev
B	0381112 Microblaze & Multimedia Demonstration Board	01
Date: Tuesday, October 22, 2002		Sheet 3 of 35




			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			Title CPLD POWER		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board				Rev 01
Date: Tuesday, October 22, 2002			Sheet 4 of 35		



DEFAULT TO AUTO
NEGOTIATE 10/100Mbps
FULL/HALF DUPLEX

MAC ADDRESS



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title FAST ETHERNET INTERFACE		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board	Rev 01
Date: Tuesday, October 22, 2002	Sheet 5	of 35

D

D

C


C

B


B

A

A



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title FPGA BANK0 CONNECTIONS		
Size	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs	Rev 01
Date:	Tuesday, October 22, 2002	Sheet 6 of 35



U5D




XILINX INC. 2100 Logic Drive San Jose California USA 95124

Title **FPGA BANK1CONNECTIONS**

Size	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs	Rev 01
------	---	-----------

Date: Tuesday, October 22, 2002 Sheet 7 of 35



U5E



XILINX INC. 2100 Logic Drive San Jose California USA 95124

Title		
FPGA BANK2 CONNECTIONS		
Size	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs	Rev 01
Date:	Tuesday, October 22, 2002	Sheet 8 of 35

D

D

C


C

B

B


A

A



U5G





U5I



D

D

C


C

B


B

A

A



		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
		Title FPGA BANK5 CONNECTIONS	
Size	Document Number 0381112 Microblaze & Multimedia Demonstration Board	Rev 01	
Date:	Tuesday, October 22, 2002	Sheet	11 of 35



U5N




XILINX INC. 2100 Logic Drive San Jose California USA 95124

FPGA BANK6 CONNECTIONS

Size	Document Number 0381112 Microblaze & Multimedia Demonstration Board	Rev 01
Date:	Tuesday, October 22, 2002	Sheet 12 of 35

BANK7




U5P



XILINX INC. 2100 Logic Drive San Jose California USA 95124


Title		
FPGA BANK 7 CONNECTIONS		
Size	Document Number	Rev
	0381112 Microblaze & Multimedia Demonstration Board	01
	Rick Ballantyne Xilinx Labs	
Date:	Tuesday, October 22, 2002	Sheet 13 of 35



**FPGA MODE PINS
SET FOR "JTAG"**




XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title FPGA CONFIGURATION		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs	Rev 01
Date:	Tuesday, October 22, 2002	Sheet 14 of 35



U5R



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title FPGA GND CONNECTIONS		
Size	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs	Rev 01
Date:	Tuesday, October 22, 2002	Sheet 15 of 35



D

D

C

C





B


B


A


A






			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			Title FPGA VCCO CAPS		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board			Rick Ballantyne Xilinx Labs	
Date:	Tuesday, October 22, 2002			Sheet 17	of 35



		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
		Title: FPGA VINT AND VAUX CAPS	
Size: B	Document Number: 0381112 Microblaze & Multimedia Demonstration Board	Rev: 01	
Date: Tuesday, October 22, 2002		Sheet 18 of 35	




CLOCK to be routed on INTERNAL layer

MAX NET LENGTH 2.0 inches.
CLOCK net must be the longest net.



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
MEMORY BANK0 512k x 32		
Size	Document Number	Rev
B	0381112 Microblaze & Multimedia Demonstration Board	01
Rick Ballantyne Xilinx Labs		
Date:	Tuesday, October 22, 2002	Sheet 19 of 35



MEMORY_BANK1_DATA_A[0..7],MEMORY_BANK1_DATA_B[0..7],MEMORY_BANK1_DATA_C[0..7],MEMORY_BANK1_DATA_D[0..7]

MEMORY_BANK1_ADDR[0..18]

U8

MEMORY_BANK1_ADDR0
MEMORY_BANK1_ADDR1
MEMORY_BANK1_ADDR2
MEMORY_BANK1_ADDR3
MEMORY_BANK1_ADDR4
MEMORY_BANK1_ADDR5
MEMORY_BANK1_ADDR6
MEMORY_BANK1_ADDR7
MEMORY_BANK1_ADDR8
MEMORY_BANK1_ADDR9
MEMORY_BANK1_ADDR10
MEMORY_BANK1_ADDR11
MEMORY_BANK1_ADDR12
MEMORY_BANK1_ADDR13
MEMORY_BANK1_ADDR14
MEMORY_BANK1_ADDR15
MEMORY_BANK1_ADDR16
MEMORY_BANK1_ADDR17
MEMORY_BANK1_ADDR18

MEMORY_BANK1_ADDR0 37
MEMORY_BANK1_ADDR1 36
MEMORY_BANK1_ADDR2 35
MEMORY_BANK1_ADDR3 34
MEMORY_BANK1_ADDR4 33
MEMORY_BANK1_ADDR5 32
MEMORY_BANK1_ADDR6 100
MEMORY_BANK1_ADDR7 99
MEMORY_BANK1_ADDR8 82
MEMORY_BANK1_ADDR9 81
MEMORY_BANK1_ADDR10 44
MEMORY_BANK1_ADDR11 45
MEMORY_BANK1_ADDR12 46
MEMORY_BANK1_ADDR13 47
MEMORY_BANK1_ADDR14 48
MEMORY_BANK1_ADDR15 49
MEMORY_BANK1_ADDR16 50
MEMORY_BANK1_ADDR17 83
MEMORY_BANK1_ADDR18 84

DQPC 1
DQC0 2
DQC1 3
DQC2 6
DQC3 7
DQC4 8
DQC5 9
DQC6 12
DQC7 13

DQPD 30
DQD0 18
DQD1 19
DQD2 22
DQD3 23
DQD4 24
DQD5 25
DQD6 28
DQD7 29

DQPA 51
DQA0 52
DQA1 53
DQA2 56
DQA3 57
DQA4 58
DQA5 59
DQA6 62
DQA7 63

DQPB 80
DQB0 68
DQB1 69
DQB2 72
DQB3 73
DQB4 74
DQB5 75
DQB6 78
DQB7 79

NC 38
NC 39
NC 42
NC 43

GND 90
GND 67
GND 40
GND 17

GND 76
GND 71
GND 60
GND 55
GND 26
GND 21
GND 10
GND 5

MEMORY_BANK1_CLK

CLOCK to be routed on INTERNAL layer

R135

20.0 1%

MEMORY_BANK1_CLK_R

MEMORY_BANK1_CLKEN_Z

MEMORY_BANK1_WEN_Z

MEMORY_BANK1_WENA_Z

MEMORY_BANK1_WENB_Z

MEMORY_BANK1_WENC_Z

MEMORY_BANK1_WEND_Z

MEMORY_BANK1_ADV_LDZ

MEMORY_BANK1_OEN_Z

MEMORY_BANK1_CEN_Z

MEMORY_BANK1_DATA_A0

MEMORY_BANK1_DATA_A1

MEMORY_BANK1_DATA_A2

MEMORY_BANK1_DATA_A3

MEMORY_BANK1_DATA_A4

MEMORY_BANK1_DATA_A5

MEMORY_BANK1_DATA_A6

MEMORY_BANK1_DATA_A7

MEMORY_BANK1_DATA_B0

MEMORY_BANK1_DATA_B1

MEMORY_BANK1_DATA_B2

MEMORY_BANK1_DATA_B3

MEMORY_BANK1_DATA_B4

MEMORY_BANK1_DATA_B5

MEMORY_BANK1_DATA_B6

MEMORY_BANK1_DATA_B7

MEMORY_BANK1_DATA_C0

MEMORY_BANK1_DATA_C1

MEMORY_BANK1_DATA_C2

MEMORY_BANK1_DATA_C3

MEMORY_BANK1_DATA_C4

MEMORY_BANK1_DATA_C5

MEMORY_BANK1_DATA_C6

MEMORY_BANK1_DATA_C7

MEMORY_BANK1_DATA_D0

MEMORY_BANK1_DATA_D1

MEMORY_BANK1_DATA_D2

MEMORY_BANK1_DATA_D3

MEMORY_BANK1_DATA_D4

MEMORY_BANK1_DATA_D5

MEMORY_BANK1_DATA_D6

MEMORY_BANK1_DATA_D7

VCC3V3

R136

3K0 5%

GND


MAX NET LENGTH 2.0 inches.
CLOCK net must be the longest net.

512k X 36 ZBT SRAM

K7N163601M



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
MEMORY BANK1 512k x 32		
Size	Document Number	Rev
B	0381112 Microblaze & Multimedia Demonstration Board	01
Rick Ballantyne Xilinx Labs		
Date:	Tuesday, October 22, 2002	Sheet 20 of 35



MEMORY_BANK2_DATA_A[0..7],MEMORY_BANK2_DATA_B[0..7],MEMORY_BANK2_DATA_C[0..7],MEMORY_BANK2_DATA_D[0..7]


MEMORY_BANK2_ADDR[0..18]

CLOCK to be routed on INTERNAL layer

MAX NET LENGTH 2.0 inches.
CLOCK net must be the longest net.

512k X 36 ZBT SRAM
K7N163601M

		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
		Title MEMORY BANK2 512k x 32	
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board	Rev 01	
Date:	Tuesday, October 22, 2002	Sheet	21 of 35



MEMORY_BANK3_DATA_A[0..7],MEMORY_BANK3_DATA_B[0..7],MEMORY_BANK3_DATA_C[0..7],MEMORY_BANK3_DATA_D[0..7]

MEMORY_BANK3_ADDR[0..18]

U10

MEMORY_BANK3_ADDR0
MEMORY_BANK3_ADDR1
MEMORY_BANK3_ADDR2
MEMORY_BANK3_ADDR3
MEMORY_BANK3_ADDR4
MEMORY_BANK3_ADDR5
MEMORY_BANK3_ADDR6
MEMORY_BANK3_ADDR7
MEMORY_BANK3_ADDR8
MEMORY_BANK3_ADDR9
MEMORY_BANK3_ADDR10
MEMORY_BANK3_ADDR11
MEMORY_BANK3_ADDR12
MEMORY_BANK3_ADDR13
MEMORY_BANK3_ADDR14
MEMORY_BANK3_ADDR15
MEMORY_BANK3_ADDR16
MEMORY_BANK3_ADDR17
MEMORY_BANK3_ADDR18

MEMORY_BANK3_ADDR0 37
MEMORY_BANK3_ADDR1 36
MEMORY_BANK3_ADDR2 35
MEMORY_BANK3_ADDR3 34
MEMORY_BANK3_ADDR4 33
MEMORY_BANK3_ADDR5 32
MEMORY_BANK3_ADDR6 100
MEMORY_BANK3_ADDR7 99
MEMORY_BANK3_ADDR8 82
MEMORY_BANK3_ADDR9 81
MEMORY_BANK3_ADDR10 44
MEMORY_BANK3_ADDR11 45
MEMORY_BANK3_ADDR12 46
MEMORY_BANK3_ADDR13 47
MEMORY_BANK3_ADDR14 48
MEMORY_BANK3_ADDR15 49
MEMORY_BANK3_ADDR16 50
MEMORY_BANK3_ADDR17 83
MEMORY_BANK3_ADDR18 84

DQPC 1
DQC0 2
DQC1 3
DQC2 6
DQC3 7
DQC4 8
DQC5 9
DQC6 12
DQC7 13

DQPD 30
DQD0 18
DQD1 19
DQD2 22
DQD3 23
DQD4 24
DQD5 25
DQD6 28
DQD7 29

DQPA 51
DQA0 52
DQA1 53
DQA2 56
DQA3 57
DQA4 58
DQA5 59
DQA6 62
DQA7 63

DQPB 80
DQB0 68
DQB1 69
DQB2 72
DQB3 73
DQB4 74
DQB5 75
DQB6 78
DQB7 79

MEMORY_BANK3_CLK

CLOCK to be routed on INTERNAL layer

R141
20.0 1%

MEMORY_BANK3_CLK_R

MEMORY_BANK3_CLKEN_Z
MEMORY_BANK3_WEN_Z
MEMORY_BANK3_WENA_Z
MEMORY_BANK3_WENB_Z
MEMORY_BANK3_WENC_Z
MEMORY_BANK3_WEND_Z
MEMORY_BANK3_ADV_LDZ
MEMORY_BANK3_OEN_Z
MEMORY_BANK3_CEN_Z

MEMORY_BANK3_DATA_A0
MEMORY_BANK3_DATA_A1
MEMORY_BANK3_DATA_A2
MEMORY_BANK3_DATA_A3
MEMORY_BANK3_DATA_A4
MEMORY_BANK3_DATA_A5
MEMORY_BANK3_DATA_A6
MEMORY_BANK3_DATA_A7

MEMORY_BANK3_DATA_B0
MEMORY_BANK3_DATA_B1
MEMORY_BANK3_DATA_B2
MEMORY_BANK3_DATA_B3
MEMORY_BANK3_DATA_B4
MEMORY_BANK3_DATA_B5
MEMORY_BANK3_DATA_B6
MEMORY_BANK3_DATA_B7

MEMORY_BANK3_DATA_C0
MEMORY_BANK3_DATA_C1
MEMORY_BANK3_DATA_C2
MEMORY_BANK3_DATA_C3
MEMORY_BANK3_DATA_C4
MEMORY_BANK3_DATA_C5
MEMORY_BANK3_DATA_C6
MEMORY_BANK3_DATA_C7

MEMORY_BANK3_DATA_D0
MEMORY_BANK3_DATA_D1
MEMORY_BANK3_DATA_D2
MEMORY_BANK3_DATA_D3
MEMORY_BANK3_DATA_D4
MEMORY_BANK3_DATA_D5
MEMORY_BANK3_DATA_D6
MEMORY_BANK3_DATA_D7

R142
3K0 5%

VCC3V3

GND

CS1 98
CS2 97
CS2 92

14 VDD
15 VDD
16 VDD
41 VDD
65 VDD
66 VDD
91 VDD

4 VDDQ
11 VDDQ
20 VDDQ
27 VDDQ
54 VDDQ
61 VDDQ
70 VDDQ
77 VDDQ

R143
3K0 5%

NC 38
NC 39
NC 42
NC 43

GND 90
GND 67
GND 40
GND 17

GND 76
GND 71
GND 60
GND 55
GND 26
GND 21
GND 10
GND 5

MAX NET LENGTH 2.0 inches.
CLOCK net must be the longest net.

512k X 36 ZBT SRAM

K7N163601M

XILINX INC. 2100 Logic Drive San Jose California USA 95124

MEMORY BANK3 512k x 32


Document Number: 0381112 Microblaze & Multimedia Demonstration Board

Date: Tuesday, October 22, 2002

Sheet 22 of 35

Rev 01

Rick Ballantyne Xilinx Labs








CLOCK to be routed on
INTERNAL layer

MAX NET LENGTH 2.0 inches.
CLOCK net must be the
longest net.






XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
MEMORY BANK4 512k x 32		
Size	Document Number	Rev
B	0381112 Microblaze & Multimedia Demonstration Board	01
Rick Ballantyne Xilinx Labs		
Date:	Tuesday, October 22, 2002	Sheet 23 of 35




SELECTION OF THE ACTIVE SERIAL PORTS


open open serial ports disabled
 open closed RS232 with handshake
 closed open PS2 keyboard & RS232 TX RX only
 closed closed PS2 keyboard & mouse










XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
POWER SUPPLIES		
Size	Document Number	Rev
B	0381112 Microblaze & Multimedia Demonstration Board	01
Rick Ballantyne Xilinx Labs		
Date:	Tuesday, October 22, 2002	Sheet 25 of 35




			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			Title PUSHBUTTONS		
Size	Document Number	Rev			
B	0381112 Microblaze & Multimedia Demonstration Board	01			
		Rick Ballantyne Xilinx Labs			
Date:	Tuesday, October 22, 2002	Sheet	26	of	35



VIRTEX-II			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			SVGA OUTPUT		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs				Rev 01
Date: Tuesday, October 22, 2002			Sheet 27 of 35		


SYSTEMACE CAPS


VCC3V3 >>




SYSTEMACE CAPS

VCC_CORE >>




		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
		Title: SYSTEMACE CONTROLLER CAPS	
Size: B	Document Number: 0381112 Microblaze & Multimedia Demonstration Board	Rev: 01	
Date: Tuesday, October 22, 2002		Sheet: 28	of 35



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title SYSTEMACE COMPACT FLASH PORT		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs	Rev 01
Date:	Tuesday, October 22, 2002	Sheet 29 of 35







**SystemACE
CONTROLLER**


SYSTEM ACE CONTROLLER





XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title SYSTEMACE MICRO PORT & JTAG TEST PORT		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board Rick Ballantyne Xilinx Labs	Rev 01
Date:	Tuesday, October 22, 2002	Sheet 30 of 35



		XILINX INC. 2100 Logic Drive San Jose California USA 95124	
		Title SYSTEMACE CONTROLLER POWER	
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board	Rev 01	
Date:	Tuesday, October 22, 2002	Sheet	31 of 35



XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		
PAL_NTSC TV OUTPUT		
Size	Document Number	Rev
B	0381112 Microblaze & Multimedia Demonstration Board	01
Rick Ballantyne Xilinx Labs		
Date:	Tuesday, October 22, 2002	Sheet 32 of 35




**I2C ADDRESS 8AH for WRITES
 I2C ADDRESS 8BH for READS**

- CHAN1_VIDEO_DATA9
- CHAN1_VIDEO_DATA8
- CHAN1_VIDEO_DATA7
- CHAN1_VIDEO_DATA6
- CHAN1_VIDEO_DATA5
- CHAN1_VIDEO_DATA4
- CHAN1_VIDEO_DATA3
- CHAN1_VIDEO_DATA2
- CHAN1_VIDEO_DATA1
- CHAN1_VIDEO_DATA0

XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title		VIDEO DECODER
Size	Document Number	Rev
B	0381112 Microblaze & Multimedia Demonstration Board	01
Date:		Tuesday, October 22, 2002
Sheet	33	of 35





Rick Ballantyne Xilinx Labs



VGA_OUT_GREEN6_YCrCb0
 VGA_OUT_GREEN7_YCrCb1
 VGA_OUT_BLUE0_YCrCb2
 VGA_OUT_BLUE1_YCrCb3
 VGA_OUT_BLUE2_YCrCb4
 VGA_OUT_BLUE3_YCrCb5
 VGA_OUT_BLUE4_YCrCb6
 VGA_OUT_BLUE5_YCrCb7
 VGA_OUT_BLUE6_YCrCb8
 VGA_OUT_BLUE7_YCrCb9

XILINX INC. 2100 Logic Drive San Jose California USA 95124		
Title PAL_NTSC VIDEO ENCODER		
Size B	Document Number 0381112 Microblaze & Multimedia Demonstration Board	Rev 01
Date: Tuesday, October 22, 2002	Sheet 34	of 35



			XILINX INC. 2100 Logic Drive San Jose California USA 95124		
			Title ZBT MEMORY CAPS		
Size	Document Number				Rev
B	0381112 Microblaze & Multimedia Demonstration Board				01
			Rick Ballantyne Xilinx Labs		
Date:	Tuesday, October 22, 2002		Sheet	35	of 35