|
Publications
Memory SolutionsXilinx memory interface solutions are based on hardware-verified reference designs and software tools that enable you to quickly generate your own custom design. View Video: Memory Interface Design with MIG 2.0 Simplify memory device selection and controller implementation with the following application notes, reference designs and the Memory Interface Generator (MIG).
*Spartan-3A/AN devices support 400 Mbps DDR2 interfaces (see Application Note: XAPP458) Additional Memory Resources by FPGAVirtex-5 FPGAs
Virtex-4 FPGAs
Spartan-3 Generation FPGAs DDR2 reference design and DDR2-400 video demo for the Spartan-3A Starter Kit board and DDR2 Development Kit. Registered users may download complete files. DDR reference design for the Spartan-3E Starter Kit. Registered users may download complete files. Memory Interface Generator (MIG)Generate your Virtex-5, Virtex-4, and Spartan-3 generation memory interface reference designs, including HDL code and pin placements, using this user-friendly tool. First time users | Registered users Registered users may download the User Guide and the MIG tool. The User Guide contains information such as recommended pin constraints, PCB trace matching, termination schemes, clock-capable IO rules, bank recommendations, DCI, and ODT suggestions. |
||||||||||||||||||||||||||||