We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

GigE for Machine Vision (GigEVCore2.1)

  • Part Number: GigEVCore2.1
  • License: SignOnce
  • Vendor: Sensor to Image GmbH
  • Ecosystem Program Tier: Certified

Product Description

The machine vision GigE solution consists of one or more FPGA IP cores to design GigE Vision compliant devices mainly for machine vision market. Devices could be cameras, but also receiving component like specialized GigE frame grabbers. The solution maps GigE Visions’s control channel and message channels to a software implemented part, running on an embedded processor like MicroBlaze. The time critical stream channel is fully implemented in hardware to achieve maximum of throughput. Customer is able to use this core to bring GigE Vision functionality to his device. Software can be customized to support device dependent features. Reference Designs (hardware plus FPGA design) for sending and receiving applications show usage of the core and help implementation on own hardware.

Key Features and Benefits

  • Bidirectional Streaming supported
  • Control Channel handled by embbeded CPU.
  • Hardware Implementation of Stream Channel to reach maximum troughput
  • Tiny sdram controller avilable or MPMC supported.
  • Packet Resend supported.
  • Reference Design for sending and receving applications available.
  • Implementation of GigE Vision Protocol

Device Implementation Matrix

Device utilization metrics for example implementations of this core. Contact provider for more information.

Family Device Speed Grade Tool Version HW Validated? Slice LUT BRAM DSP48 CMT GTx FMAX (Mhz)
Zynq-UP-MPSoC Family XCZU9EG -2 Vivado 2017.4 Y 0 12193 20 1 5 0 125
ARTIX-7 Family XC7A200T -3 Vivado 2017.4 Y 31648 25423 19 6 4 0 150
Zynq-7000 Family XC7Z015 -2 Vivado 2014.2 Y 7089 10950 12 1 2 0 220

IP Quality Metrics

General Information

This Data was Current On Oct 30, 2018
Current IP Revision Number 2.1
Date Current Revision was Released Sep 26, 2018
Release Date of First Version May 01, 2009

Production Use by Xilinx Customers

Number of Successful Xilinx Customer Production Projects 100
Can References be Made Available? Y


IP Formats Available for Purchase Source Code, Netlist
Source Code Format(s) VHDL
High-Level Model Included? N
Integration Testbench Provided N
Code Coverage Report Provided? N
Functional Coverage Report Provided? N
UCFs Provided? XDC
Commercial Evaluation Board Available? Y
FPGA Used on Board Artix-7
Software Drivers Provided? Y
Driver OS Support Windows and LINUX


Code Optimized for Xilinx? N
Synthesis Software Tools Supported/Version Vivado Synthesis / 2018.2; Xilinx XST / 14.7
Static Timing Analysis Performed? Y
AXI Interfaces AXI4
IP-XACT Metadata Included? N


Is a Document Verification Plan Available? Yes, document only plan
Test Methodology Directed Testing
Assertions Y
Coverage Metrics Collected Assertion, Code, Functional
Timing Verification Performed? Y
Timing Verification Report Available Y
Simulators Supported Mentor ModelSIM / 6.5DE

Hardware Validation

Validated on FPGA Y
Hardware Validation Platform Used SP605, AC701, KC705, ZC706, ZCU102
Industry Standard Compliance Testing Passed Y
Specific Compliance Test http://www.visiononline.org/product-catalog-detail.cfm?productid=3328
Test Date Sep 26, 2018
Are Test Results Available? Y
Page Bookmarked