NANDFLASH-CTRL
SignOnce
Member
Device utilization metrics for example implementations of this core. Contact provider for more information.
| Family | Device | Speed Grade | Tool | Version | HW Validated? | Slice | LUT | BRAM | DSP48 | CMT | GTx | Fmax (Mhz) |
|---|---|---|---|---|---|---|---|---|---|---|---|
| ARTIX-7 Family | XC7A200T | -3 | ISE 14.1 | N | 3139 | 8626 | 5 | 0 | 0 | 0 | 66 |
| Spartan 6T Family | XC6SLX100T | -4 | ISE 14.1 | Y | 3922 | 8526 | 5 | 0 | 0 | 0 | 66 |
| General Information | |
| This Data was Current On | Mar 18,2013 |
| Company Name | Evatronix SA |
| IP Name | NANDFLASH-CTRL - NAND Flash memory controller |
| IP Part Number | NANDFLASH-CTRL |
| Current IP Revision Number | 7V01 |
| Date Current Revision was Released | Sep 29,2012 |
| Release Date of first Version | Aug 04,2009 |
| Production Use by Xilinx Customers | |
| Number of successful Xilinx Customer production projects | 4 |
| Can references be made available? | N |
| Deliverables | |
| IP Formats available for purchase | Bitstream; Netlist; Source Code |
| Source Code Formats(s) | Verilog |
| High-Level Model Included? | N |
| Integration Testbench Provided | Y |
| Integration Techbench Format(s) | Verilog |
| Code Coverage Report Provided? | Y |
| Functional Coverage Report Provided? | N |
| UCFs Provided? | Y |
| Commercial Evaluation Board Available? | Y |
| FPGA used on board | Virtex-6 |
| Software Drivers Provided? | Y |
| Driver OS Support | OS independent drivers |
| Implementation | |
| Code Optimized for Xilinx? | Y |
| Standard FPGA Optimization Techniques | Inference; Instantiation; Core Generator |
| Custom FPGA Optimization Techniques | memory buffers, delay lines, clock management |
| Synthesis Software Tools Supported / version | Xilinx XST |
| Static Timing Analysis Performed? | Y |
| Standard IP Interface(s) Supported | AXI-4 |
| IP-XACT Metadata Included? | Y |
| Verfification | |
| Is a documented verification plan available? | Executable and documented plan |
| Test Methodology | Constrained random testing |
| Assertions | Y |
| Coverage Metrics Collected | Code |
| Timing Verification Performed? | Y |
| Timing Verification Report Available | Y |
| Simulators supported | Cadence NC-Sim; Cadence IUS; Mentor ModelSIM; Mentor Questa |
| Hardware Validation | |
| Validated on FPGA | Y |
| Hardware validation platform used | SP605, ML605, ZC702 |
| Industry standard compliance testing passed | N/A |
| Are test results available? | N |
Products and/or services provided by Alliance Program Members are sold or licensed solely by the Member and not Xilinx. Please be advised that Xilinx hereby disclaims any warranties, express or implied, including warranties of merchantability, fitness for a particular purpose, or noninfringement with respect to any such products and/or services.