Main

Binary Counter

 

Bundled With:

ISE

License:

Xilinx End User License

Program:

LogiCORE

Design Tools Support:

  • Vivado Design Suite
  • ISE Design Suite

Included with Xilinx ISE™ Software. Binary Counter v13.3 Available Now.

Product Details
Documentation
Device Family Support
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-6
  • Virtex-5
  • Virtex-4
  • Spartan-6
  • Spartan-3A
  • Spartan-3A DSP
  • Spartan-3E
  • Spartan-3
Requirements
  • ISE 13.4 or higher
  • ISE IP Update 13.4 or higher

The Binary Counter IP provides LUT and single Xtreme DSP™ slice implementations. The Binary Counter can implement up, down dynamically configurable up/down counters. Support is provided for one threshold signal that can be programmed to become active when the counter reaches a user defined count. The upper limit of the count is user programmable and the counter’s increment value can be user defined.

Key Features

  • Supports fabric implementation inputs ranging from 1 to 256 bits wide
  • Supports Xtreme DSP slice implementation with inputs ranging from 1 to 36 or 48 bits wide (varies with device family selection).
  • Predictive detection used for threshold and terminal count detection.
  • Latency configuration of manual or automatic for maximal speed performance.
  • Instantaneous Resource Estimation
  • For use with Xilinx CORE Generator™  and Xilinx System Generator.
 
 
 
 
 
/csi/footer.htm