Error Correction Checking (ECC) Core

Documentation

• Error Correction Checking (ECC)
• Xilinx End User License Agreement

Device Family Support

• Artix-7
• Kintex-7
• Virtex-7

The Xilinx LogiCORE™ IP ECC core is ideal for robust data transmission with error correction and checking capabilities. The adaptable core supports Hamming and Hsiao algorithms for Single Error Correction and Double Error Detection (SEC-DED) error correction codes (ECC). The ECC core supports data widths between 4 and 128 bits and can be used with internal and external memories and with high speed Multi Gigabit transceivers.

Key Features

• Supports Single Bit Error correction and double bit error detection functions
• Supports hamming algorithm for 4 to 64 data widths
• Supports Hsiao algorithm for 4 to 128 data widths
• Supports encode only, decode only and encode/decode modes
• Supports clock enable and synchronous active high reset