Main

Defective Pixel Correction

 

Part Number:

EF-DI-DEF-PIX-CORR-SITE

AXI Interface Support:

  • AXI4-Stream
  • AXI4-Lite

License:

Core License Agreement

Program:

LogiCORE

Design Tools Support:

  • Vivado Design Suite
  • ISE Design Suite

Product Details
Documentation
Device Family Support
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Zynq-7000
  • Virtex-6 HXT
  • Virtex-6 CXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Spartan-6
  • Spartan-6 LX
  • Spartan-6 LXT
  • Spartan-3A DSP

The Defective Pixel Correction LogiCORE™ IP performs real-time detection and correction of defective pixels in a camera image sensor array.

An image sensor may have a certain number of defective pixels, which due to manufacturing faults or operation conditions respond to light exposure differently than surrounding pixels. The Xilinx Defective Pixel Correction LogiCORE  IP compares pixels in the raw, Bayer sub-sampled domain to its neighboring, same color pixel values and keeps track of pixels which are sufficiently different from their neighbors. If the values of tracked pixels stay in a predefined range for a predefined number of frames, then the defective pixels are replaced with values interpolated from neighboring pixels.

Key Features

  • Real-time detection and correction of defective pixels from a camera image sensor array
  • Spatial and temporal analysis without using an external frame buffer
  • Programmable thresholds for detection/replacement:
    • Spatial variance
    • Temporal variance
    • Pixel age
  • Supports 8, 10 or 12 bits per pixel
  • Supports spatial resolutions from 32x32 up to 7680x7680
    • Supports 1080P60 in all supported device families
    • Supports 4kx2k @ 24Hz in supported high performance devices
 
 
 
 
 
/csi/footer.htm