Soft Error Mitigation (SEM) Core

Documentation

• Soft Error Mitigation
• Release Notes (PDF)
• Xilinx Core License Agreement
• ICAP Sharing with SEM Core (PDF)
• MultiBoot and the LogiCore IP Soft Error Mitigation Controller (PDF)

Device Family Support

• Artix-7
• Kintex-7
• Virtex-7
• Virtex-6 HXT
• Virtex-6 CXT
• Virtex-6 LXT
• Virtex-6 SXT
• Spartan-6 LX
• Spartan-6 LXT
• Zynq-7000

The Soft Error Mitigation (SEM) IP core performs SEU detection, correction, and classification. The core utilizes device primitives such as Virtex®-7 ICAP and ECC blocks to clock and observe the readback CRC circuit as part of the SEU detection function. For SEU correction, the IP core performs the necessary operations to locate and correct SEU errors using the Virtex®-6 built-in ECC facility. For SEU classification, the IP core uses Xilinx Essential Bits technology to further increase system reliability.

The SEM IP core also performs emulation of SEUs within 7-Series, Virtex-6 and Spartan®-6 devices by injecting errors into the configuration memory. The error injection feature provides a means to evaluate and test the readback CRC circuit and the error correction capabilities of the IP core which is impossible with real SEUs.

Key Features

• Supports 7-Series, Virtex-6 and Spartan-6 device families
• Automatically detects, corrects, and classifies SEU errors
• Supports error injection so all aspects of a system can be evaluated
• Supports up to 100 MHz clock.
• Functions as "Intelligent Sensor" that connects to the system
• Includes simple UART interface to connect to either a terminal or embedded processor
• Supports VHDL and Verilog