Main

AXI Ethernet Lite

 

AXI Interface Support:

  • AXI4
  • AXI4-Lite

Bundled With:

EDK

License:

Xilinx End User License

Program:

LogiCORE

Design Tools Support:

  • IDS Embedded Edition
  • Vivado Design Suite

Documentation
Device Family Support
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-6 HXT
  • Zynq-7000
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Spartan-6 LX
  • Spartan-6 LXT


The AXI Ethernet Lite MAC supports the IEEE Std. 802.3 Media Independent Interface (MII) to industry standard Physical Layer (PHY) devices and communicates to a processor via AXI4 or AXI4-Lite interface. The design provides a 10 megabits per second (Mbps) and 100 Mbps (also known as Fast Ethernet) Interface, delivering the minimal functions necessary to provide an Ethernet interface with the least resources used.

Key Features

  • Parameterized AXI slave interface based on the AXI4 or AXI4-Lite specification
  • Memory mapped direct I/O interface to the transmit and receive data dual port memory
  • Media Independent Interface (MII) for connection to external 10/100 Mbps PHY transceivers
  • Independent internal 2K byte Tx and Rx dual port memory for holding data for one packet
  • Optional dual buffer memories, 4K byte pingpong, for Tx and Rx
  • Receive and Transmit Interrupts
  • Optional MDIO interface for PHY access
 
 
 
 
 
/csi/footer.htm