AXI Spartan-6 DDRX Memory Controller
AXI Interface Support:
- AXI4
Bundled With:
EDK
License:
Xilinx End User License
Program:
LogiCORE
Design Tools Support:
- IDS Embedded Edition
Device Family Support
- Spartan-6 LX
- Spartan-6 LXT
The Advanced eXtensible Interface (AXI) Spartan-6 FPGA DDRx Memory Controller core provides a high-performance multi-ported AXI4 slave front-end connection to LPDDR SDRAM / DDR / DDR2 / DDR3 external memory. This core uses the Memory Control Block (MCB) primitive and adapts the MCB native interface to use the AXI4 slave interface. This provides full functionality of all the features present on the Spartan-6 MCB core.
Key Features
- Supports Read-only and Write-only modes
- Global reset, all ports reset synchronously
- Supports AXI INCR/WRAP only; no FIXED mode support
- Supports a mode to guarantee write coherency between ports
- Does not reorder transactions
- Round-Robin Read/Write arbitration
- Up to six AXI4 slave compliant memory interfaces