Main

AXI Video DMA (AXI VDMA)

 

AXI Interface Support:

  • AXI4-Stream
  • AXI4
  • AXI4-Lite

Bundled With:

Both ISE and EDK

License:

Xilinx End User License

Program:

LogiCORE

Design Tools Support:

  • Vivado Design Suite
  • ISE Design Suite
  • EDK Design Suite

Documentation
Device Family Support
  • Artix-7
  • Kintex-7
  • Virtex-7
  • Virtex-6 HXT
  • Virtex-6 LXT
  • Virtex-6 SXT
  • Spartan-6 LX
  • Spartan-6 LXT

The AXI Video Direct Memory Access (AXI VDMA) core is a soft Xilinx IP core that provides high-bandwidth direct memory access between memory and AXI4-Stream type video target peripherals. The core provides efficient two dimensional DMA operations with independent asynchronous read and write channel operation. Initialization, status, interrupt and management registers are accessed through an AXI4-Lite slave interface.

Key Features

  • High-bandwidth direct memory access for video streams
  • Efficient two-dimensional DMA operations
  • Independent, asynchronous read and write channel operation
  • Gen-Lock frame buffer synchronization option up to 32 frame stores
  • Supports dynamic video format changes
  • Optional Line Buffers with configurable thresholds for efficient video streaming
  • Processor accessible initialization, status, interrupt and management registers
  • Primary AXI Stream data width support for multiples of 8-bits: 8, 16, 24, 32, etc up to 1024 bits
 
 
 
 
 
/csi/footer.htm