UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

PowerPC Device Control Register Bus

Product Description

The Xilinx 32-Bit Device Control Register Bus (DCR), a soft IP core designed for Xilinx FPGAs, provides the DCR bus structure as described in the IBM 32-Bit Device Control Register Bus (DCR) Architecture Specification to allow easy connection of the DCR Master to the DCR slaves. It provides the daisy-chain for the DCR data bus and the OR gate for the DCR acknowledge signals from the DCR slaves.

Key Features & Benefits

  • DCR connections for one DCR master and a variable number of DCR slaves, which are configurable via design parameter
  • Daisy-chain connections for the DCR data bus
  • Required OR function of the DCR slaves’ acknowledge signalChange to Show tab

Tools and Device Support

Device Family Support:

xilinx-131x43
Page Bookmarked