We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Backhaul LDPC

Product Description

The Backhaul Low Density Parity Check (LDPC) core IP provides a high-performance forward error correction (FEC) solution for mobile backhaul modems.  The core supports multiple modulations, frame lengths, and spectral efficiencies, thereby allowing a diverse set of profiles from which a user can adapt their backhaul modem solution.  Seamless transitions between each of these profiles is supported to facilitate adaptive coding and modulation (ACM).  AXI-Streaming interfaces allow for simple integration of this core into any given backhaul modem.

Key Features and Benefits

  • Supports the following modulations: QPSK, 8-QAM, 16-QAM, 32-QAM, 64-QAM, 128-QAM, 256-QAM
  • Supports 3 frame lengths: 4096 symbols/frame, 2048 symbols/frame, 1024 symbols/frame.  The smaller frame lengths correspond to lower latency
  • Supports multiple sets of spectral efficiencies for each modulation
  • Core includes an encoder and a decoder sub-component.  The encoder includes I/Q constellation mapping logic, while the decoder includes logarithmic likelihood ratio (LLR) calculation logic

This IP Core has been discontinued.  Effective Date 2/28/2018

  • The encoder is low latency and supports continuous transmission of symbols
  • Provides symbol error count statistics during decoding
  • Supports a maximum frequency of 300 MHz
  • Supports AXI-Streaming interfaces


Page Bookmarked