UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Interlaken Core

  • Part Number:
    • EM-DI-ILN-40G-PROJ
      EM-DI-ILN-90G-PROJ
      EM-DI-ILN-150G-PROJ
      EM-DI-ILN-90G-LA-PROJ
      EM-DI-ILN-150G-LA-PROJ
      EM-DI-ILN-200G-PROJ
      EM-DI-ILN-400G-PROJ
      EM-DI-ILN-500G-PROJ
      EM-DI-ILN-600G-PROJ
      EM-DI-ILN-170G-JUMBO-PROJ
  • License: Core License Agreement

Product Description

Xilinx Interlaken IP core is based on Sarance Technologies Best-In-Class Intellectual Property

Interlaken is a scalable chip-to-chip interconnect protocol designed to enable transmission speeds from 10Gbps to 150Gbps. The Interlaken specification minimizes the pin and power overhead of chip-to-chip interconnect and features a flexible protocol layer which provides a scalable solution that can be used throughout an entire system. In addition, Interlaken uses two levels of CRC checking and a self-synchronizing data scrambler to ensure data integrity and link robustness.  Xilinx Interlaken IP Core based on Sarance Technologies Intellectual Property is optimized for Xilinx Gigabit Transceiver technology and is delivered as a netlist implemented in Virtex FPGA families. The core is compliant with the Interlaken Protocol Definition, Revision 1.2, and offers system designers with a risk-free and quick path for adopting Interlaken as their chip-to-chip interconnect protocol.


Key Features and Benefits

  • Support for up to 600 Gbps of throughput
  • Data striping and de-striping across 1 to 24 lanes
  • Programmable BurstMax, BurstMin, BurstShort and MetaFrameSize parameters
  • Support for Synchronization, Scrambler State, Diagnostic, and Skip Word Block Types
  • Data bus width of 64, 128, 256 or 512, 1024, 1536, or 2048 bits
  • Channel-level and link-level flow control mechanism
  • Full error checking and recovery as defined by Interlaken specification
  • Look-Aside (LA) mode support
  • AXIe Consortium ODI Specification support

Support

Default Default Title Document Type Date
Page Bookmarked