UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Instruction-Side On-Chip Memory (ISOCM) BRAM Interface Controller

Product Description

The ISOCM BRAM Interface Controller connects a BRAM block to the Instruction-Side On-Chip Memory (DSOCM) bus in PowerPC 405 based embedded systems.

Key Features & Benefits

  • Used with BRAM block peripheral to provide a deterministic ISBRAM memory solution for PowerPC 405.
  • Utilizes dual port features of BRAM.
  • Debug access via DCR.
  • Configurable permanent BRAM enable for improved performance.

Featured Documents

Tools and Device Support

Device Family Support:

Design Tools Support:

xilinx-131x43
  • Bundled With: Embedded Development Kit
  • License: Xilinx End User License Agreement

Featured Documents

Page Bookmarked