UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Processor Local Bus (PLB) 4.6

Product Description

The Xilinx 128-bit Processor Local Bus (PLB) v4.6 provides bus infrastructure for connecting an optional number of PLB masters and slaves into an overall PLB system. It consists of a bus control unit, a watchdog timer, and separate address, write, and read data path units. It contains an optional DCR slave interface to provide access to its bus error status registers.

Key Features & Benefits

  • PLB arbitration support for up to 16 masters
    • Number of PLB masters is configurable via a design parameter
  • PLB address and data steering support for up to 16 masters
  • 128-bit, 64-bit, and 32-bit support for masters and slaves
  • PLB address pipelining
  • Three-cycle arbitration
  • Four levels of dynamic master request priority

Featured Documents

Tools and Device Support

Device Family Support:

Design Tools Support:

xilinx-131x43
  • License: Xilinx End User License Agreement
Page Bookmarked