We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

PLBV46 to PLBV46 Bridge

Product Description

The PLBv46 (Processor Local Bus Version 4.6 with Xilinx simplification) to PLBv46 Bridge allows the designer to connect two PLB buses. The PLBv46 to PLBv46 Bridge can be used to isolate the slow PLB peripherals from the primary PLB and improve the system performance. The PLBv46 to PLBv46 Bridge is a slave on the primary PLB and is a master on the secondary PLB. The Xilinx PLBv46 to PLBv46 Bridge design allows customers to tailor the bridge to suit their application by setting certain parameters to enable/disable features.

Key Features & Benefits

  • Supports prefetching for read operations
  • Supports posted writes to the slave
  • Communicates with 32, 64, and 128 bit masters on primary PLB
  • Communicates with 32, 64 and 128 bit slaves on Secondary PLB
  • Supports 1:1, 2:1, and 4:1 clock frequency ratios from primary PLB to secondary PLB
  • Interrupt service to identify abnormal terminations
  • Exclusive resets to primary PLB and secondary PLB
  • Supports burst of maximum 16 data beats

Featured Documents

Tools and Device Support

Device Family Support:

Design Tools Support:

  • License: Xilinx End User License Agreement

Featured Documents

Page Bookmarked