| 1. What deliverable are provided with the Test Pattern Generator core? |
- HDL design files
- Drivers
- Comprehensive Data Sheet
- Online Release Notes containing list of New Features and Known Issues.
- A Test Bench are also available for the core (Vivado only).
|
| 2. What are the target applications for this product? |
Video and image processing applications in Aerospace and Defense, Automotive, Broadcast, Consumer, Industrial and Medical applications |
| 3. What Xilinx FPGA families and speed grades does the Test Pattern Generator core support? |
Please refer to the Device Family Support section of the Product Guide for information on supported FPGA device families and speed grades. |
| 4. What is the availability, cost and licensing terms for the Test Pattern Generator core? |
The Test Pattern Generator core is available now. The Test Pattern Generator Core is available at no cost. |
| 5. What are the FPGA resource requirements for the core, and are there any features that can be omitted to reduce this? |
Refer to the data sheet for detailed resource requirements. Resource requirements are dependent upon the option selected at synthesis time. |
| 6. Has the Test Pattern Generator core been verified in hardware? |
Yes |
| 7. How can I evaluate the core |
It is available at no cost in EDK and Vivado. This core is provided under the terms of the Xilinx LogiCORE Site License Agreement. For information, please contact your distributor or Xilinx FAE. |