UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Utility Reduced Logic

Xilinx provided utility function to simplify design in Vivado IP Integrator.

Product Description

The Utility Reduced Logic core applies a logic reduction function over an input vector to generate a single bit result. The core is intended as glue logic between peripherals. The logical operations supported are AND, OR, XOR and NOT.

Key Features & Benefits

  • Configurable size of the input vector
  • Configurable reduced logic operation on an input vector
xilinx-131x43
  • Bundled With: Embedded Development Kit
  • License: Xilinx End User License Agreement

Featured Documents

Page Bookmarked