Main

XPS IIC Bus Interface

 

Bundled With:

EDK

License:

Xilinx End User License

Program:

LogiCORE

Design Tools Support:

  • IDS Embedded Edition

Included in EDK at no additional charge starting in EDK9.2i

Documentation
Device Family Support
  • Virtex-6
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 SX
  • Spartan-6
  • Spartan-3A
  • Spartan-3A DSP
  • Spartan-3E
  • Spartan-3
This product specification defines the architecture, hardware (signal) interface, software (register) interface and parameterization options for the XPS IIC module. It provides a low speed, two wire, serial bus interface to a large number of popular devices.

Key Features

  • Master or slave operation
  • Multi-master operation
  • Software selectable acknowledge bit
  • Arbitration lost interrupt with automatic mode switching from master to slave.
  • Calling address identification interrupt with automatic mode switching from master to slave
  • START and STOP signal generation/detection
  • Repeated START signal generation
  • Acknowledge bit generation/detection
  • Bus busy detection
  • Fast mode 400 KHz operation or standard mode 100 KHz
  • 7 bit or 10 bit addressing
  • General call enable or disable
  • Transmit and receive FIFOs - 16 bytes deep
  • Throttling
  • General purpose output, 1 bit to 8 bits wide
  • Dynamic Start/Stop generation
 
 
 
 
 
 
 
/csi/footer.htm