Main

XPS Watchdog Timer

 

Bundled With:

EDK

License:

Xilinx End User License

Program:

LogiCORE

Design Tools Support:

  • IDS Embedded Edition

Documentation
Device Family Support
  • Virtex-6
  • Virtex-5 FX
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SX
  • Virtex-5 SXT
  • Virtex-5 TXT
  • Virtex-4
  • Spartan-6
  • Spartan-3A
  • Spartan-3AN
  • Spartan-3E
  • Spartan-3

The XPS Timebase Watchdog Timer Interface is a 32-bit peripheral that connects to the PLB (Processor Local Bus) and provides the controller interface for asynchronous serial data transfer.

Key Features

  • Connects as a 32-bit slave on PLB V4.6 buses of 32, 64 or 128 bits
  • Watchdog timer (WDT) with selectable timeout period and interrupt
  • Configurable WDT enable: enable-once or enable-disableĀ 
  • One 32-bit free-running timebase counter with rollover interrupt
 
 
 
 
 
 
 
/csi/footer.htm