Gigabit Ethernet Media Access Controller (GEMAC)

Part Number:

DO-DI-1GEMAC

License:

SignOnce

Product Type:

Core

Program:

LogiCORE

The GEMAC core is ideally suited for the development of high density Gigabit Ethernet communications and storage equipment.

Product Details

Documentation

Device Family Support

  • Spartan-3
  • Spartan-3A
  • Spartan-3A DSP
  • Spartan-3AN
  • Spartan-3E
  • Virtex-4 FX
  • Virtex-4 LX
  • Virtex-4 SX
  • Virtex-5 FXT
  • Virtex-5 LX
  • Virtex-5 LXT
  • Virtex-5 SXT
  • Virtex-II
  • Virtex-II Pro

Requirements

  • ISE 10.1
Xilinx provides a parameterizable LogiCORE™ IP solution for the 1 Gigabit per second (Gbps) Ethernet Media Access Controller function. The GEMAC core is designed to the IEEE 802.3-2002 specification. The GEMAC core supports two PHY side Interface options: a GMII Interface or RGMII Interface. In addition, Xilinx comprehensive 1 Gigabit Ethernet solution includes flavors of Gigabit MAC and PCS/PMA IP Core products. The Xilinx Gigabit Ethernet MAC solution also includes a configuration with a built-in Processor Local Bus (PLB) interface (PLB GEMAC). This configuration is delivered through the Xilinx Embedded Development Kit (EDK). The GEMAC LogiCORE IP seamlessly integrates with the 1000 Base-X PCS/PMA or SGMII core and provides the choice of three options to interface with PHY devices : 1000 BASE-X or Ten bit Interface (TBI) or SGMII.

Now Supports ISE™ 10.1

 

Key Features

  • Single-speed full-duplex 1 Gbps MAC controller
  • Designed to IEEE 802.3-2002 specification
  • Cut-through operation with minimum buffering for maximum flexibility in the client side interface
  • Configured and monitored through an optional independent microprocessor-neutral interface
  • Interfaces directly to the Ethernet Statistics core for powerful statistics gathering
  • Optional flow control through MAC Control pause frames; symmetrically or asymmetrically enabled
  • Optional support of VLAN frames designed to IEEE 802.3-2002 specification
  • Optional support of "jumbo frames" of any length
  • Optional address filter with a selectable number of address table entries
 
 
 
 
 
 
Jobs Events Webcasts News Investors Feedback Legal Sitemap
©  1994-2008 Xilinx, Inc. All Rights Reserved.