Part Number:
MTIP-1000_2500_PCS-lang-XLX
Product Type:
Core
Program:
Candidate Core
The core is compliant with clause 36 of the IEEE802.3 standard and implements 8B/10B coding, link synchronization, frame encapsulation generation / termination. The core also supports Auto-Negotiation (clause 37 of IEEE802.3 standard). In addition to standard compliance, the core provides support for proprietary or industry standard 2500Base-X 2.5Gbps, 2000Base-X 2Gbps ethernet connections.
Key Features
- Implements a 20-Bit SERDES interface and optionally, a 10-Bit DDR (Dual Data Rate) SERDES interface
- Extended 16-Bit GMII interface compatible with MorethanIP AnySpeed MAC Core
- Dual gigabit / 2.5Gbps implementation with embedded Virtex 5LXT SERDES or discrete SERDES solution
- Implements user controllable 1000Base-X Auto-Negotiation (IEEE 802.3 clause 37) which fully programmable node ability register
- Extended clause 45 MDIO slave PHY management interface which provides a standard interface for core configuration and management
Target Markets
- Consumer
- Data Processing & Storage
- Industrial/Scientific/Medical
- Wired Communications
- Wireless Communications
Products and/or services provided by Alliance Program Members are sold or licensed solely by the Member and not Xilinx. Please be advised that Xilinx hereby disclaims any warranties, express or implied, including warranties of merchantability, fitness for a particular purpose, or noninfringement with respect to any such products and/or services.