Free paramaterizable core that utilizes the Virtex®-6 GTX Transceivers to support the RXAUI function.
The Xilinx Reduced 10 Gigabit Attachment Unit Interface (RXAUI) LogiCORE™ IP provides a 2-lane high speed serial interface at 6.25 Gbps, providing up to 10 Gigabits per second (Gbps) total throughput compliant with Dune Networks RXAUI specification. Operating at an internal clock speed of 156.25 MHz, the core includes the XGMII Extender Sublayers (DTE and PHY XGXS), and the 10GBASE-X sublayer, as described in clauses 47 and 48 of IEEE 802.3-2005. In addition, the core supports an optional serial MDIO management interface for accessing the IEEE 802.3-2005 clause 45 management registers. The MDIO interface may be omitted to save logic, in which case a simplified management interface is provided via bit vectors.