Spartan-6 FPGA Family
Webcasts
Thanks to the recent 30 percent power reduction, 40 percent performance, and a 2.5x runtime improvement in Spartan-6 using ISE 12.4, ZTE is on track to be first-to-market with innovative new data communications equipment in 2011designed with Spartan-6 FPGAs.
- Li Jianyu, Chief Logic Design Engineer, ZTE
Spartan®-6 FPGA delivers an optimal balance of low risk, low cost, and low power for cost-sensitive applications, now with 42% less power consumption and 12% increased performance enabled by ISE® Design Suite. Spartan-6 FPGAs offer advanced power management technology, up to 150K logic cells, integrated PCI Express® blocks, advanced memory support, 250MHz DSP slices, and 3.2Gbps low-power transceivers.
Spartan-6 FPGA Family Benefits
Intelligent mix of hard IP and programmability for greater integration
- Increase system performance with efficient, dual-register 6-input LUT (look-up-table) logic structure
- Implement PCI Express with integrated endpoint blocks
- Get connected with up to 8 low power (150 mW per) 3.2Gbps GTP serial transceivers
- Support access rates of up to 800Mbps using integrated memory controllers
- Build DSP applications using low-power 390MHz DSP48A1 slices with 18 x 18 multipliers
- Use multi-voltage, multi-standard SelectIO™ banks with low cost HSTL and SSTL memory interfaces
- Clock management tiles, each consisting of 2 DCMs and 1 PLL
- 1000MHz clocking
Differentiate products through efficient power management
- Take advantage of proven low-power 45nm process technology
- Manage power with high performance 1.2V core voltage or lower-power 1.0V core voltage option
- Reach zero power with hibernate power‑down mode
- Maintain state and configuration with multi-pin wake‑up, control enhancement suspend mode
Easily meet system-level requirements
- Use invaluable on-chip local storage with dual-port block RAMs, each storing 18 Kbits
- Build systems over 40 I/O supported standards and protocols
- Enhance IP security with AES and Device DNA Security
- Create embedded systems using MicroBlaze 7.0 with MMU and FPU for greater functionality and OS support
- Go 'green' with RoHS-compliant Pb-free packaging
- Speed memory access with hard DRAM memory controller capable of 12.8 Gbps memory bandwidth
Platforms and Solutions
Spartan-6 FPGA Comparison Table
| System Requirements | LX | LXT |
|---|---|---|
| Integrated hard memory |  |
|
| Block RAM | |
|
| Higher performance clocking | |
|
| High-performance serial I/O | |
|
| Streamlined configuration | |
|
| Embedded hard IP | |
|
| Unparalleled DSP performance | |
|
| Integrated transceivers | |
|
| Integrated PCI Express Endpoint block | |
Key Documents
| Name | Modified | Size |
|---|---|---|
| Spartan-6 Family Overview | 10/25/2011 | 308 KB |
| Spartan-6 FPGA Data Sheet: DC and Switching Characteristics | 10/17/2011 | 1.86 MB |
| WP310 - Addressing the Performance Bottleneck in Modern SoC Design – Serial I/O Connectivity | 09/15/2009 | 1.75 MB |
| WP368 - Unlock New Levels of Productivity for Your Design Using ISE Design Suite 12 | 05/03/2010 | 509 KB |
| WP370 - Reducing Switching Power with Intelligent Clock Gating | 03/01/2011 | 395 KB |
| WP396 - High-Volume Spartan-6 FPGAs: Performance and Power Leadership by Design | 05/19/2011 | 722 KB |
| Spartan-6 FPGA Product Brief |