UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Zynq UltraScale+ RFSoCs

All Programmable RFSoC

Integrating a Comprehensive RF Analog-to-Digital Signal Chain

Zynq® UltraScale+™ RFSoCs integrate multi-giga-sample RF data converters and soft-decision forward error correction (SD-FEC) into an All Programmable SoC architecture. Complete with an ARM® Cortex™-A53 processing subsystem, UltraScale+ programmable logic, and the highest signal processing bandwidth in a Zynq UltraScale+ device, the new family provides a comprehensive RF signal chain for wireless, cable access, test & measurement, early warning / radar, and other high performance RF applications. 

Block Diagram Description
Applications

Click to enlarge

Featuring 8x8 Channel RF-Analog

  • 8x 4GSPS 12-bit ADCs
  • 8x 6.4GSPS 14-bit DACs

 

Remote Radio for M-MIMO

Mobile/Chip Tester

Test & Measurement Instrumentation


Click to enlarge

Featuring Integrated SD-FEC Cores

  • Over 42 Gb/s LDPC Encode System Throughput
  • Over 10Gb/s LDPC Decode System Throughput
  • Over 7Gb/s Turbo Decode System Throughput
  • Support for custom LDPC Code Construction
5G Baseband

Click to enlarge

Featuring 8x8 RF-Analog and Integrated SD-FEC Cores

  • 8x 4GSPS 12-bit ADCs
  • 8x 6.4GSPS 14-bit DACs
  • Over 42 Gb/s LDPC FEC Encode System Throughput
  • 10Gb/s LDPC FEC Decode Throughput
  • Support for custom LDPC Code Construction
  • Over 7 Gb/s Turbo Decode System Throughput

Cable Access Remote-PHY

Wireless Backhaul


Click to enlarge

Featuring 16x16 Channel RF-Analog 

  • 16x 2GSPS 12-bit ADCs
  • 16x 6.4GSPS 14-bit DACs

Remote Radio for M-MIMO

Phased Array EW / Radar

Value Features
System Performance and Throughput
  • Eliminates discrete ADCs and DACs for reduced footprint
  • Scalable growth path for increasing RF channel-count 
  • Integrated SD-FEC integrated cores 
Unmatched Integration, Performance, and Power
  • Reduces power by removing ADC/DAC components
  • Eliminates FPGA-to-Analog interface power
  • Meets stringent 5G & DOCSIS3.1 LDPC FEC thermal requirements
  • 80% more power efficient SD-FEC  vs. a soft implementation
Proven Productivity
  • RF-design in the digital domain for greater flexibility
  • Eliminates difficult JESD204B/C analog interface design
  • Simplified system and PCB design with fewer components
  • Unified control for digital beamforming & signal conditioning

Direct-RF Signal Chain Features

  ZU21DR ZU25DR ZU27DR ZU28DR ZU29DR
12-bit, 4GSPS RF-ADC - 8 8 8 -
12-bit, 2GSPS RF-ADC - - - - 16
14-bit, 6.4GSPS RF-DAC - 8 8 8 16
SD-FEC 8 - - 8 -
Download PDF

Programmable Logic Features

  ZU21DR ZU25DR ZU27DR ZU28DR ZU29DR
System Logic Cells 930 678 930 930 930
DSP Slices 4,272 3,145 4,272 4,272 4,272
Memory (Mb) 60.5 41.3 60.5 60.5 60.5
33G Transceivers 16 8 16 16 16
Maximum I/O Pins 241 371 371 371 456
Download PDF

Processing System Features

  ZU21DR ZU25DR ZU27DR ZU28DR ZU29DR
Application Processing Unit Quad-core ARM Cortex-A53 MPCore up to 1.5GHz
Real-Time Processing Unit Dual-core ARM Cortex-R5 MPCore up to 533MHz
Dynamic Memory Interface DDR4, LPDDR4, DDR3, DDR3L, LPDDR3
High-Speed Peripherals PCIe® Gen2, USB3.0, SATA 3.1, DisplayPort, Gigabit Ethernet

Developer Zone

Xilinx offers a comprehensive tool flow for radio design and verification, encompassing logic design, embedded SW development, and simulation. The tool flow ranges from IP and software drivers for RF sampling, to design-entry solutions using C/C++, MATLAB, or Simulink.  The comprehensive development flow increases accessibility at the hardware, software, and system level.

Page Bookmarked