Company|about

 

Home : Company : Press Releases : Xilinx Press Release #03106

Xilinx Press Release #03106

 

FOR IMMEDIATE RELEASE

NEW XILINX DSP CORES PROVIDE LOW COST, SCALABLE MULTI-CHANNEL SOLUTIONS FOR WIRELESS & CABLE MODEM INFRASTRUCTURE

SAN JOSE, Calif., July 30, 2003 - Xilinx, Inc. (NASDAQ:XLNX), today announced the immediate availability of three new digital signal processing (DSP) intellectual property (IP) cores; a CDMA2000/3GPP2 Turbo Convolutional Code (TCC) Encoder and Decoder for wireless infrastructure, and a DOCSIS ITU-T J.83 Annex B Modulator for cable modem head-end equipment. These new cores, when implemented on the latest Xilinx SpartanTM-3 and Virtex-II ProTM FPGAs, are designed to provide the industry's lowest cost FPGA implementations for single or multi-channel systems. Learn more about these cores at the free Programmable World 2003 technical workshops by registering at http://www.xilinx.com/events/pw2003/workshop/.

The new cores add to an ever-growing portfolio of Xilinx DSP IP. The library includes transforms, correlators, modulation/demodulation functions, filters, arithmetic functions and forward error correction (FEC) solutions. All of the DSP IP is designed to yield the fastest and smallest implementations in the FPGA industry. These IP cores are included within the Xilinx System Generator for DSP, a system level tool for implementing DSP on FPGAs. A free XtremeDSP Software Evaluation CD Kit, which includes the System Generator tool, is available at http://www.xilinx.com/dsp/eval_software.htm.

"Customers have specifically requested FPGA implementations of these functions," said David Squires, Director of the DSP Center of Excellence at Xilinx. "They're looking to Xilinx to provide a scalable, low-cost alternative to higher priced ASSPs and these new cores meet that expectation."

New CDMA2000/3GPP2 TCC Encoder and Decoder
These new cores are designed for use with existing Xilinx FEC, multi-rate and matched filter IP, to build solutions for 3G wireless applications. Key features include:

  • Fully compliant with the CDMA2000/3GPP2 specification (Release C)
  • Implement MAX*, MAX_SCALE, and MAX algorithms, allowing tradeoffs between bit error rate (BER) performance and complexity
  • At less than $5* per channel in a Spartan-3 and with performance of 125 Mbps in a Virtex-II Pro, FPGA implementation enables a low cost yet scaleable design
  • Learn more at http://www.xilinx.com/ipcenter/cdma2000_tcc/index.htm

New DOCSIS ITU-T J.83 Annex B Modulator
The new modulator, initially supporting Annex B, provides a programmable digital baseband modulator for cable modem head-end equipment in North America. Implementing this function in an FPGA provides multiple advantages:

  • Unprecedented levels of integration, maximizing the number of channels per chip
  • Less than $3* per channel in a Spartan-3, providing an extremely low cost solution
  • Multi-channel solution with programmable 64 and 256 QAM modulation, delivering the optimal integration and flexibility for multi-channel designs in a Virtex-II Pro
  • Learn more at http://www.xilinx.com/ipcenter/itu_j83_modulator/index.htm

Price and Availability
All three cores are available today and are downloadable from the Xilinx web site. The license price for the CDMA2000 TCC encoder and decoder is $1,000 and $10,000 respectively. The ITU-T J.83 Annex B Modulator has a license price of $2,000. For complete information about the new cores, the free XtremeDSP Software Evaluation CD Kit and the Xilinx XtremeDSP initiative, visit www.xilinx.com/dsp/.

XtremeDSP Initiative
The Xilinx XtremeDSP initiative represents a major commitment by Xilinx to further establish its leadership as the highest performance, lowest cost FPGA-based DSP solutions provider. The Xilinx DSP solution comprises unique DSP features in its 90nm Spartan-3 series FPGAs such as up to 104 embedded 18x18 multipliers, SRL16 shift register logic, up to 520 Kb of distributed memory, and up to 1.8 Mbits of Block RAM. In addition to silicon, the solution also includes pre-engineered DSP algorithms, system-level DSP development tools such as System Generator for DSP, customer training classes and support, and a rapidly growing network of Xilinx AllianceCORE™ and XPERT partners who provide DSP IP cores and design services.

About Xilinx
Xilinx is the worldwide leader in complete programmable logic solutions. For more information, visit www.xilinx.com.

*volume pricing for 250K units in 2004

-30-

#03106

Editorial contact:
Jennifer Wright Van Every
Xilinx Public Relations
(408) 879-7727
jennifer.vanevery@xilinx.com

 
/csi/footer.htm