|
FOR IMMEDIATE RELEASE
XILINX ANNOUNCES IMMEDIATE AVAILABILITY OF NEXT
GENERATION
PCI EXPRESS* SOLUTION
Company to Demonstrate its Solution at Fall 2003 Intel Developers
Forum
INTEL DEVELOPERS FORUM, SAN JOSE, Calif., September 16, 2003 -
Xilinx, Inc. (NASDAQ:XLNX), today announced the immediate availability
of the enhanced Real-PCI™ Express v2.0 intellectual property
core for the Virtex-II Pro™ Platform FPGAs, a part of its industry
leading PCI Express solution. Originally debuted in July 2002 as
the world's first PCI Express IP core, it enables instant deployment
of PCI Express-based systems and is targeted at the desktop, mobile,
server, storage and embedded communications market segment. Xilinx
will be demonstrating its next-generation PCI Express solution at
the Intel® Developers Forum today in San Jose. Customers interested
in seeing the PCI Express demo, please visit Xilinx booth #135.
For complete information about the PCI Express demonstration and
core, visit www.xilinx.com/connectivity.
"Today, we are shipping an enhanced version of our PCI Express
solution that was available on the same day the PCI Express specification
became public," said Mark Aaldering, senior director of the
IP Solutions Division at Xilinx. "We strongly believe that
the PCI Express technology, combined with the industry leading Xilinx
Virtex-II Pro FPGAs will be a very widely used system interconnect
solution in the communications industry."
"PCI Express cores are at the foundation of PCI Express solution
development across client, server, communications and embedded platforms,"
said Tim Parker, direct of Technology Initiatives for the Intel
Communications Group. "Xilinx's demonstration at IDF underscores
the rapidly emerging value of products available from companies
like Xilinx which is causing the proliferation of PCI Express through
the communications industry."
The PCI Express Core
The Xilinx PCI Express core is protocol and electrically compatible
to the v1.0a base PCI Express specification. Designers can utilize
the interface to maximize performance and feature quality for high-performance
workstations and consumer gaming devices. The core reaches line
speeds of up to 2.5 Gbps with single lane (x1) configuration and
up to 10 Gbps with four lane (x4) configuration by utilizing the
features of the embedded RocketIO™ multi-gigabit transceivers
in the Virtex-II Pro device such as clock data recovery, 8B/10B
encoding, 3.125 Gbps SerDes, transmit/receive FIFOs, and CRC. Customers
can use the core to design high performance PCI Express systems
using Xilinx Smart-IP™ technology to meet critical multi-GHz
timing requirements.
Price and Availability
The PCI Express core is available now as a LogiCORE™ product
under the terms of SignOnce™ IP license and is priced at $25,000.
Once purchased, it can be configured and downloaded from the Xilinx
website at http://www.xilinx.com/pciexpress. For more information
and to purchase the Virtex-II Pro FPGA, visit www.xilinx.com/platform.
Information about licensing and other Xilinx LogiCORE products is
available on the Xilinx IP Center at www.xilinx.com/ipcenter.
About This Week's IDF
The Intel Developer Forum is the technology industry's premier event
for hardware and software developers. Held worldwide throughout
the year, IDF brings together key industry players to discuss cutting-edge
technology and products for PCs, servers, communications equipment,
and handheld clients. Xilinx will be demonstrating interoperability
between the Xilinx PCI Express solution and a PCI Express host in
its booth. Please visit www.xilinx.com/events
for more information. For more information on IDF and Intel technology,
visit http://developer.intel.com.
Intel Communications Alliance
Intel is an associate member of the Intel Communications Alliance,
a community of communications and embedded developers and solutions
providers. For more information, please visit www.intel.com/go.ica.
About Xilinx
Xilinx is the worldwide leader in complete programmable logic
solutions. For more information, visit www.xilinx.com.
-30-
# 03124
|
|
