|
Home
: Company Info & Press : Press
Room : Press Releases : Xilinx Press
Release #0333
Xilinx Press Release #0333 FOR IMMEDIATE RELEASE NEW 90NM XILINX SPARTAN-3 FPGAS
Propels FPGAs further into high volume applications with world's
lowest cost family - priced at under $20 for 1M gates and under
SAN JOSE, Calif., April 14, 2003 - Marking a major milestone in the semiconductor industry, Xilinx, Inc. (NASDAQ: XLNX) today announced it is shipping a new class of 90nm Spartan solutions - the Spartan-3 platform. Ranging from 50K to 5M system gates, the Spartan-3 platform is the world's lowest cost FPGA with unrivaled price points. Starting under $3.50*, the Spartan-3 family addresses customer demand for low cost solutions and significantly expands the total available market for the Spartan Series. "Xilinx Spartan Series FPGAs provided a cost-effective, programmable alternative to ASICs," said Richard Beckert, hardware design lead at Microsoft Corp. "We chose the Spartan series FPGA because it provided us with a time-to-market advantage, the flexibility to make last minute changes, as well as impressive product support from Xilinx." "Xilinx Spartan FPGAs provided Xerox with a compact, high performance, and cost effective alternative to ASICs for our laser and solid ink printer lines," said Mark Bortnem, design engineer in the Office Group at Xerox Corporation. "The new Spartan-3 devices, with more I/O and gates per dollar, will help us continue to develop leading edge printers at affordable prices for our customers." To see what other Xilinx customers and partners are saying about the Spartan-3 family, visit www.xilinx.com/ company/success/spartan3_quotes.htm. Using the most advanced, copper-based 90nm semiconductor process technology, Xilinx has achieved up to 80 percent chip-size reduction for Spartan-3, as compared to 130nm technology. This represents a cost savings of up to 80 percent over competitive offerings. The Spartan-3 family is priced at under $20* for a one-million-gate FPGA and under $100* for a four-million-gate FPGA. A dual manufacturing strategy with IBM and UMC has put Xilinx at the forefront of the semiconductor industry's race to 90nm and 300mm wafers. "With today's announcement, Xilinx has completely changed the economic playing field for FPGAs, opening up a vast new market opportunity. Now, designers can afford to choose FPGAs over traditional custom devices for a broader set of cost-sensitive, high volume applications -- and get to market faster," said Wim Roelandts, CEO and president of Xilinx. "As traditional ASIC and ASSP design starts continue to decline, we expect that FPGA design starts using Spartan-3 will ultimately fuel higher growth for the overall PLD market." Built on Foundation of Spartan Series Success
Spartan-3 - A Robust FPGA Platform With Complete Solutions
Xilinx offers designers the industry's fastest and most productive software tools and the most comprehensive offering of IP cores from Xilinx and third-party AllianceCORE vendors. The company's ISE (Integrated Software Environment) tools represent the industry's most prevalent design methodology with over 150,000 installed users, so customers can begin Spartan-3 designs immediately with no learning curve. The ISE tools slash traditional ASIC design and verification times by up to 50 percent and offers up to 20 percent better performance than competing solutions. The ChipScope Pro system debug tool offers unmatched real-time debug capabilities (http://www.xilinx.com/ise). PCI Interface for Under $1.00
MicroBlaze Soft Processor for Under $1.50
Pricing and Availability
The new Spartan parts are available in a variety of packaging options
(e.g. 256, 456-pin and 676 FG). Software support is available immediately
with the Xilinx ISE 5.2i design software.Customers interested in learning
more about the new Spartan-3 FPGA can attend Programmable World 2003.
For complete forum program and registration information, visit www.xilinx.com/pw2003.
About Xilinx
* volume pricing for 250K units, 2004
-30- #0333
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||