



SHA-1 Secure Hash Function (SHA1)

September 14, 2007

Product Specification

CAST

CAST, Inc.

11 Stonewall Court
 Woodcliff Lake, NJ 07677
 USA
 Phone: +1-201-391-8300
 Fax: +1-201-391-8694
 E-mail: info@cast-inc.com
 URL: www.cast-inc.com

Features

- Available under terms of the SignOnce IP License
- Compliant to the FIPS 180-1 specification for SHA-1
- Bit padding
- 2^{64} -1 bits maximum message length
- Supported Message lengths multiple of 8-bits
- Initial values of Chaining Variables selected before synthesis
- 82 processing cycles per message block
- Fully stallable input and output interfaces, ideal for streaming applications
- Robust verification environment includes bit-accurate software model

AllianceCORE™ Facts	
Provided with Core	
Documentation	Design spec, Integration manual
Design File Formats	EDIF or NGC netlist, Verilog, VHDL
Constraints Files	sha1.ucf
Verification	Test Bench, Test Vectors
Instantiation Templates	VHDL, Verilog
Reference Designs & Application Notes	Example Design, Assembler programs
Additional Items	Software (C++) Bit-Accurate Model
Simulation Tool Used	
ModelTech's ModelSim, Cadence's NC-Sim	
Support	
Support Provided by CAST, Inc.	

Table 1: Example Implementation Statistics for Xilinx® FPGAs

Family	Example Device	Fmax (MHz)	Slices ¹	IOB ²	GCLK	BRAM	MULT/DSP48	DCM / CMT	MGT	Design Tools
Spartan™-3	XC3S400-5	100	586	201	1	-	-	-	N/A	ISE™ 9.2.01i
Spartan™-3E	XC3S400E-5	111	586	201	1	-	-	-	N/A	ISE™ 9.2.01i
Virtex™- II	XC2V250-6	133	519	201	1	-	-	-	N/A	ISE™ 9.2.01i
Virtex™- II Pro	XC2VP2-7	159	517	201	1	-	-	-	N/A	ISE™ 9.2.01i
Virtex™-4	XC4VLX15-12	188	523	201	1	-	-	-	N/A	ISE™ 9.2.01i
Virtex™-5	XC5VLX30-3	178	240	201	1	-	-	-	N/A	ISE™ 9.2.01i

Notes:

1) Actual slice count dependent on percentage of unrelated logic – see Mapping Report File for details

2) Assuming all core I/Os and clocks are routed off-chip

September 14, 2007

1




Figure 1: SHA1 Block Diagram

Applications

The high-performance SHA1 core is suitable for a variety of applications, including:

- E-commerce
- Data integrity
- Bulk Encryption
- High speed networking equipment
- Secure wireless applications

General Description

The SHA1 core is a high-performance implementation of the SHA-1 Secure Hash message digest Algorithm. This one-way hash function conforms to the 1995 US Federal Information Processing Standard (FIPS) 180-1. It accepts a large, variable-length message and produces a fixed-length message authorization code.

The core is composed of two main modules, the SHA1 Engine Module and the Input Interface Module as shown in the block diagram. The SHA1 Engine Module applies the SHA1 loops on a single 512-bit message block, while the Input Interface Module performs the message padding. The processing of one 512-bit block is performed in 82 clock cycles, and the bit-rate achieved is 6.24Mbps/MHz on the input of the SHA1core.

The SHA1 core is equipped with fully-stallable input and output interfaces. These enable the user's application to stop the input stream according to a data arrival rate, or to stop the output stream when the core is not able to receive data.

The core has been evaluated in a variety of technologies, and is available optimized for ASICs or FPGAs. Representative results show that the core fits in a variety of Xilinx devices, requiring, for example, about 400 slices for Virtex-5. The complete deliverables feature comprehensive documentation, and a bit-accurate software model (BAM).

Functional Description

The input message data is passed in 32-bit words to the core, masked with the input_valid signal. As long as the input_ready signal is active, the external application should keep feeding input data to the core. When the core has received a complete message 512-bit packet, it pauses the input stream, and continues the message processing internally. When the message is processed and the core is ready for the next message, the core permits input data to be fed again. On the

final message block, when the last 32-bit word is written, the `last_word` input must be activated, to indicate that a hash value has to be generated to the core's output. Along with the `last_word`, the `last_bytes` input must indicate how many bytes are valid in the last word, so that the padding unit knows how many bytes to pad.

Core Modifications

The core can easily be modified to support programmable Initial Vectors for the Chaining Variables in place of the constants defined in the algorithm's specification. Contact CAST for more information.

Export Permits

Strong encryption technology is governed internationally by export regulations. Contact CAST to verify if your country qualifies for exportation of this technology.

Core I/O Signals

The core signal I/O have not been fixed to specific device pins to provide flexibility for interfacing with user logic. Descriptions of all signal I/O are provided in Table 2.

Table 2: Core I/O Signals.

Signal	Signal Direction	Description
<code>clk</code>	Input	Clock Input
<code>enable</code>	Input	Enable
<code>clr</code>	Input	Synchronous clear
<code>rst</code>	Input	Asynchronous reset
Message Data Input Interface		
<code>msg_in</code>	Input	Input Message data
<code>msg_valid</code>	Input	Masks valid input data on <code>msg_in</code> input bus
<code>msg_ready</code>	Output	Flag that shows if the core can accept input data on <code>msg_in</code> bus, in the current clock cycle
<code>msg_last</code>	Input	Marks the current word being written as the last word of the message
<code>msg_size</code>	Input	Provides the number of valid bytes in the <code>msg_in</code> input bus during the last message word transfer
Hash Value Output Interface		
<code>hash_out</code>	Output	Hash Value output bus
<code>hash_valid</code>	Output	Masks valid data on the <code>hash_out</code> bus
<code>hash_ack</code>	Input	Acknowledge signal indicating that the hash value was accepted

Verification Methods

The SHA1 core has been verified through extensive simulation and rigorous code coverage measurements. It has also been verified in a prototyping FPGA board platform.

Recommended Design Experience

The user must be familiar with HDL design methodology as well as instantiation of Xilinx netlists in a hierarchical design environment.

Ordering Information

This product is available directly from Xilinx Alliance Program member CAST under the terms of the SignOnce IP License. Please contact CAST for pricing and additional information about this product using the contact information on the front page of this datasheet. To learn more about the SignOnce IP License program, contact CAST or visit the web:

Email: commonlicense@xilinx.com

URL: www.xilinx.com/ipcenter/signonce

This product is available directly from Xilinx Alliance Program member CAST. Please contact CAST for pricing and additional information about this product using the contact information on the front page of this datasheet. The SHA1 core is licensed from Alma Technologies, S.A.

Related Information

Xilinx Programmable Logic

For information on Xilinx programmable logic or development system software, contact your local Xilinx sales office, or:

Xilinx, Inc.

2100 Logic Drive

San Jose, CA 95124

Phone: +1 408-559-7778

Fax: +1 408-559-7114

URL: www.xilinx.com