
ALL PROGRAMMABLE

Domain-Specific Programming of Very High Speed Packet Processing

Gordon Brebner Xilinx Labs San José, USA

Programmable logic, 1989




Cell: 2-input gate Local wiring between cells Both programmable by writing to memory

- > Circuit design tools used
- > Can only implement simple functions
- > Computer science research perspective:
 - Gates and wiring to be programmed
 - Scarce resource to be managed
 - Limited to niche applications



Programmable logic, 2012



Cell: 6-input gate and 2 flip-flops Embedded function blocks and memories Local and longer wiring between components

All programmable by writing to memory


- > Hardware design tools used
- > Can implement complex systems
- > Computer science research perspective:
 - Software-style engineering
 - Adaptable processing architectures
 - Lower-power peer of CPU, GPU, NPU



XII INX > ALL PROGRAMMABLE.



Programming programmable logic




- > Chip design experience
- > Hardware Description Language (HDL)
- > Cryptic results
 - Behaviour and performance

> Enhancements (for 'hardware guys'):

- Libraries of blocks
 - · Allow re-use and sharing
 - In HDL, or pre-synthesised
- High-level synthesis
 - Usually superset of subset of C
 - Translated into HDL

> Abstraction is lacking

The packet processing domain



Programming packet processing

	Data Framing Represent packet, and compute check code	from packet, in pac	y fields cket, or cture Addates and schedul	
Component	Speed requirement	Programmability requirement	Typical NPU feature	Programmable logic
Classification	High	Medium: parser only	Specialised multi- threaded processors	Programmable classifier
Editing (slow path)	Medium	High	General-purpose processors + assists	Soft multicore, plus accelerators
Editing (fast path)	High	Medium	Highly multi-threaded processors + assists	Programmable parser/editor
Traffic management	High	Low: scheduler only	Hardware accelerator	Configurable traffic manager

Basis for a domain-specific language?



€ XILINX > ALL PROGRAMMABLE.

First Generation Packet processing data paths 1/2G Xilinx Virtex-II Pro

> Centred around Click (MIT 2001)

- Designed for building modular routers from components
- Has software implementation in C++

> Systems have data flow model

- Elements process packets
- Connections to move packets between elements

> Looked promising as a model for hardware systems


Click graphical description of IP router

Each box is an instance of a pre-defined Click element

Connections between elements form a data flow graph


Some characteristics:


- Fixed-function elements
- Fine-grain element functions
- Inter-element interaction:
 - data flow for packets
 - method calls otherwise



Cliff: Click for FPGA

- Processed Click in its textual form
- Generated Verilog description of design
- > Elements implemented in Verilog
 - Finite State Machine
 - Two predefined states
 - Receive packet
 - Transmit packet
 - User defined states in between
 - Packet handling
 - Accessing memory
- > Connections between elements
 - Three-way handshake protocol
 - Bus widths up to 344 bits





Cliff results for three benchmarks

Application	Area (slices)	Frequency (MHz)	Throughput (Gb/s)
IPv4 router	4016	125	2
NAT	3248	125	2
DiffServ	9114	85	1.6



Status

Lessons learnt

- Click elements very fine-grain
 - Inefficient in hardware: 90% of resource used for interface
- Click elements had to be implemented in Verilog by hand

Conclusions

- Click not attractive as *the* domain-specific language choice
- Has potential for connecting coarser-grain elements

Result

- Click semantics generalised to add non-packet type connections
- Spun out as horizontal technology for general system building
 - And used in next generation work



Second Generation Packet processing pipeline

10/20G



> Originated in a collaboration with Bell Labs

Packet processing tool suite


- Click used for system building
 - Describe system in terms of connected components and subsystems
- Invented G
 - New *packet-centric* and *protocol-agnostic* language for creating components
 - · Initial focus on packet editing functions

G compiled to synthesisable HDL

- Describing a customised pipeline architecture instance





Summary of main G constructs




- G is a declarative language
- Rules can have conditional guards
- Concurrent execution of rules is the default semantics
- G is not general purpose, but is Turing complete
- No implementation detail included: "what" not "how"

Examples of G format declarations







Example G handling rules: for MPLS

```
[ type == C_MPLS_TYPE_CODE] {
       // MPLS packet
       // Forward packet if still alive
       set oTTL = MPLS.MPLS_TTL - 1;
       [oTTL > 0] forward /*F_packet*/ on packetout;
       // Obtain routing operation from lookup on MPLS label
       read MPLS_result from MPLS_lookup [ MPLS.MPLS_LABEL];
       [ MPLS_result.type == C_SWAP_TYPE_CODE ] {
          set MPLS.MPLS_LABEL = MPLS_result.label1;
          set MPLS.MPLS_TTL = oTTL;
       } | [ MPLS_result.type == C_PUSH_1_TYPE_CODE ] {
          set shim1.MPLS LABEL = MPLS result.label1;
          set shim1.MPLS_COS = MPLS.MPLS_COS;
          set shim1.MPLS_S = 0;
          set shim1.MPLS_TTL = oTTL;
          insert shim1 after type;
       } | [ MPLS_result.type == C_PUSH_2_TYPE_CODE ] {
          set shim1.MPLS_LABEL = MPLS_result.label2;
          set shim1.MPLS_COS = MPLS.MPLS_COS;
          set shim1.MPLS_S = 0;
          set shim1.MPLS_TTL = oTTL;
          set shim2.MPLS_LABEL = MPLS_result.label1;
          set shim2.MPLS_COS = MPLS.MPLS_COS;
          set shim2.MPLS S = 0;
          set shim2.MPLS TTL = 255;
          insert shim1, shim2 after type;
```

} | [MPLS_result.type == C_PUSH_3_TYPE_CODE] { set shim1.MPLS LABEL = MPLS result.label3; set shim1.MPLS_COS = MPLS.MPLS_COS; set shim1.MPLS_S = 0; set shim1.MPLS_TTL = oTTL; set shim2.MPLS_LABEL = MPLS_result.label2; set shim2.MPLS COS = MPLS.MPLS COS; set shim2.MPLS S = 0;set shim2.MPLS_TTL = 255; set shim3.MPLS_LABEL = MPLS_result.label1; set shim3.MPLS_COS = MPLS.MPLS_COS; set shim3.MPLS S = 0;set shim3.MPLS TTL = 255; insert shim1, shim2, shim3 after type; } | [MPLS_result.type == C_SWAP_PUSH_TYPE_CODE] { set MPLS.MPLS_LABEL = MPLS_result.label2; set MPLS.MPLS TTL = oTTL; set shim1.MPLS_LABEL = MPLS_result.label1; set shim1.MPLS_COS = MPLS.MPLS_COS; set shim1.MPLS_S = 0; set shim1.MPLS_TTL = 255; insert shim1 after type; } | [MPLS_result.type == C_POP_TYPE_CODE] { remove MPLS; [MPLS.MPLS S == 0]// Still have one or more MPLS labels set MPLSnext.MPLS TTL = oTTL; | { // Packet will be forwarded as IPv4 instead of MPLS set type = C_IPv4_TYPE_CODE; set IPv4next.IPv4_TTL = oTTL; }


Implementation detail is separate

```
<interfaces>
  <Packet name="packetin" technology="LocalLink" direction="input">
    <data width = "32" minimumLength = "512" maximumLength="1024"/>
    <speed value = "6" units = "Gbps"></speed>
  </Packet>
 <Packet name="packetout" technology="LocalLink" direction="output">
    <data width = "32" ninimumLength = "512" maximumLength="1024"></data>
    <speed value = 6 units = "Gbps"></speed>
  </Packet>
 <Access name="MPLS_lookup" technology="sram" direction="output"</pre>
          readable="true" writable="false">
    <data width = "64"></data>
    <address width = "20"></address>
    <speed value = "133" units = "MHz"></speed>
  </Access>
  <Access name="IPv4_lookup" technology="sram" direction="output"</pre>
          readable="true" writable="false">
    <data width = "20"></data>
    <address width = "32"></address>
    <speed value = "133" units = "MHz"></speed>
  </Access>
</interfaces>
```




Soft architecture generation from G

- Standard G compiler generates a 'best effort' pipeline architecture (described in HDL) that fits the specific G program
- Can do automated architecture solution space exploration for throughput, latency, resource trade-offs



- · The two main clusters are the lower latency, and lower resource, solutions
- The 'best' solutions are those at the lower-left part of each ellipse

Multi-level packet-centric testing/debugging



Example 'out of the box' results

Data width	Max. throughput (Gbit/sec)	Latency (nsec)	Virtex-5 slices
32-bit	6.05	63	762
64-bit	11.90	54	993
128-bit	23.42	49	1379
256-bit	45.06	51	1969

Smallest Virtex-5 device (LX30) has 4800 slices

MPLS label switching router: *G code written, simulated, and analysed within two days*

Status

> Provided as a 'boutique' tool set to selected top tier customers

- Used on real product design projects
- Did not become official software product too domain-specific
- Also made available for NetFPGA platform
- > G defined in 2005, and extended in 2007
 - Compiler versions in 2005, 2007, and 2009
- > Fast G compiler, but then slow back-end FPGA implementation flow
- > G somewhat *sub-domain-specific*: emphasis on packet editing
 - Did not have enough generality in packet parsing
- > H extended version of G was defined in 2006
 - Architecture developed in 2008, but compiler never implemented
 - Ideas carried forward into next generation work



Third Generation

Programmable packet pipeline 100/200G Xilinx Virtex-6/7

Initial focus on Packet Parsing only

- Allow header-by-header analysis
- Extract header fields as keys for classification lookup
- Skip over outer headers to reach inner contents

> Desire for soft programmability at run time

- Without resynthesising the hardware

> Desire for unthreatening programming language

- Less declarative, more imperative



PP (Packet Parsing) language overview

PP description:

Parser directives throughput, parse depth, initialisation

Type definitions constants and common references

Header class definitions header format, header parsing rules, key building rules


> Five methods: next_header next_offset key_builder earliest, latest

PP execution model:


while true do {
 input packet ;
 header := first header ;
 while not done do {
 apply rules for header ;
 header := next header ;
 }
 output packet and results ;
}

- Use one high-level program to
 - Optimise hardware implementation
 - Enable run time modification and on-the-fly updates

PP example class



PP compiled to programmable pipeline





Micro-programmed features

> Parsing requirements: multiple protocols possible per stage

- Operand setup
 - Fields to extract: location and sizing
 - · Constants used: value and sizing
- Operations performed
 - · Operands used: selection between fields, constants, intermediate results
- > Tailored microcode stored locally in each stage
 - One microcode entry per protocol that can be parsed in stage
 - Microcode's structure and size depend on parsing requirements


Protocol microcode entry						
Extract		Extract				
Size		Offset				~
Compute	C	ompute				
Operation		Input	•	•	•	~
Key Build		Key		urce		
Operation		Source	Si	ze		<
Constant		•	٠		•	+

- Fields to extract from data stream
- Method operations to perform
 - Key building operations to perform
 - Constants to use

∑ XILINX > ALL PROGRAMMABLE.

Throughput versus FPGA utilisation

> Trade-offs obtained by varying data path width





Status

> PP work is basis for Xilinx 100G Packet Processing product

- First release in October 2012

> Architecture being extended beyond parsing pipeline

- Incorporate lookup engines
- Incorporate custom engines (e.g. checksum) and user engines

> PP language extension for second release

- Programmable packet editing incorporate G and H material
- Integration of parsing, lookup, and editing



Fourth Generation Parallel packet pipelines 400G/1T Xilinx "Virtex-8/9"

Central challenge is very wide data paths


- 1K, 2K, 4K bits wide
- Multiple packets can reside in one word

Idealised world for multi-packet parallelism

- Fixed mapping of packets to data path words
 - Just handle different segments of words in parallel

> Real world issues:

- Packets have variable length
- Packets may have different stacks of headers
- Packet headers may have different formats



Status

Invention of parallel packet extraction technology (2011)

> Localise regions of highway to particular packet handlers

- Approximation to the idealised world of a segmented highway
- Scalable approach using fixed-width parallel pipelines

>Bleeding-edge prototypes being used in "Virtex-8" planning

- Evaluate silicon architecture options

> Target for PP without dramatic language changes

Conclusion

> Programmable logic has good impedance match with networking

- Delivers high flexibility and high performance packet processing
 - Via soft parallel and pipelined architectures

> High-level programming is promising for well-matched domains

- Four research generations show good results for packet processing
 - Still converging on exact notion of what functions the domain requires
- Hardware engineers have got the physical technology there over the past 25+ years ...
- Interest in harnessing the technology

