

THE AUTHORITATIVE JOURNAL FOR PROGRAMMABLE LOGIC USERS

Celiournal

### Bright Ideas for Better Designs

### ARTICLES

Capturing Data from Gigasample Analog-to-Digital Converters

Designing for Power Budgets and Effective Thermal Management

Leveraging Programmability in Electronic System-Level Designs

Implementing High-Performance Memory Interfaces with Virtex-4 FPGAs

### REFERENCE

Xilinx Alliance Program Yellow Pages



## Support Across The Board.



### Jump Start Your Designs with Mini-Module Development Platforms

### Mini-Module Features

- Small footprint (30 mm x 65.5 mm)
- Complete system-on-module solution with SRAM, Flash, Ethernet port and configuration memory
- Supports MicroBlaze™ or PowerPC® processors
- Based on the Virtex<sup>™</sup>-4 FX12 and 400K Gate Spartan<sup>™</sup>-3 FPGAs
- 76 User I/O

### **Baseboard Features**

- Supports mini-module family
- Module socket allows easy connection
- Provides 3.3 V, 2.5 V and 1.2 V
- USB and RS232 ports
- 2 x 16 character LCD

### Upcoming SpeedWay Design Workshops

- Developing with MicroBlaze
- Developing with PowerPC
- Xilinx Embedded Software Development
- Embedded Networking with Xilinx FPGAs

The Xilinx® Spartan<sup>™</sup>-3 and Virtex<sup>™</sup>-4 FX 12 Mini-Modules are off-the-shelf, fully configurable, complete system-on-module (SOM) embedded solutions capable of supporting MicroBlaze<sup>™</sup> or PowerPC® embedded processors from Xilinx.

Offered as stand-alone modules and as development kits with companion baseboards, power supplies, software and reference designs, these modules can be easily integrated into custom applications and can facilitate design migration.

Gain hands-on experience with these development kits and other Xilinx tools by participating in an Avnet SpeedWay Design Workshop™ this spring.

Learn more about these mini-modules and upcoming SpeedWay Design Workshops at:

www.em.avnet.com/spartan3mini www.em.avnet.com/virtex4mini www.em.avnet.com/speedway



Avnet Green Initiative



Enabling success from the center of technology™

1 800 332 8638 em.avnet.com



EDITOR IN CHIEF	Carlis Collins carlis.collins@xilinx.com 408-879-4519
EXECUTIVE EDITOR	Forrest Couch forrest.couch@xilinx.com 408-879-5270
MANAGING EDITOR	Charmaine Cooper Hussain
ONLINE EDITOR	Tom Pyles tom.pyles@xilinx.com 720-652-3883
ART DIRECTOR	Scott Blair
ADVERTISING SALES	Dan Teie



Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124-3400 Phone: 408-559-7778 FAX: 408-879-4780 www.xilinx.com/xcell/

© 2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx Logo, and other designated brands included herein are trademarks of Xilinx, Inc. PowerPC is a trademark of BM, Inc. All other trademarks are the property of their respective owners.

The articles, information, and other materials included in this issue are provided solely for the convenience of our readers. Xlinx makes no warranties, express, implied, statutory, or otherwise, and accepts no liability with respect to any such articles, information, or other materials or their use, and any use thereof is solely at the risk of the user. Any person or entity using such information in any way releases and waives any claim it might have against Xilinx for any loss, damage, or expense caused thereby.

## What's New?

New devices, new software, new services, and new publications to make it all easy to understand.

Our reader surveys tell us that the *Xcell Journal* is the primary source of programmable logic information for most of our customers. Your responses are overwhelmingly positive, and most of you tell us that you want more of the same; more articles, more information, more often. In response, we are launching a new series of publications that focus on the topics in which you are most interested.

We have three new magazines that will initially be produced every six months:

- *Embedded Magazine*, focusing on the use of embedded processors in Xilinx® programmable logic devices. (You'll discover simple and efficient methods of implementing highly optimized application-specific processor platforms more quickly on our devices.)
- *DSP Magazine*, focusing on the high-performance capabilities of our FPGA-based reconfigurable DSPs. (You'll find that you can create extremely high-performance DSP designs with relative ease.)



• *I/O Magazine*, focusing on the wide range of serial and parallel connectivity options available in Xilinx devices. (You'll see that your choices are almost unlimited.)

These magazines will help you explore topics that interest you the most and not waste your time with irrelevant details.

In addition to our new magazines, we've also created Solution Guides, designed to provide useful information on a wide range of hot topics such as Broadcast Engineering, Power Management, and Signal Integrity. As new industry challenges emerge, these Solution Guides will help you find answers quickly.

Until we assess the demand, these new publications are primarily available as PDF downloads (of individual articles and of whole publications). If we find sufficient demand, we plan to offer subscriptions to printed versions of these publications as well.

Please visit our publications website at www.xilinx.com/xcell.

If you find these new publications of value to you, send me a note and tell me what you think. For example, are PDF formats sufficient, or do you prefer printed copies mailed to you, like the *Xcell Journal*? Would you prefer to read them online in HTML format?

Thanks again for your feedback; it helps us serve you better.




mat Couch

Forrest Couch Executive Editor

### FIRST QUARTER 2006, ISSUE 56









## Xcelljournal

### ARTICLES

Capturing Data from Gigasample Analog-to-Digital Converters	5
Packet Subsystem on a Chip	10
Designing Reconfigurable Computing Solutions	15
Integrating Security Services into Network Equipment	19
Designing for Power Budgets and Effective Thermal Management	24
Leveraging Programmability in Electronic System-Level Designs	29
Successful DDR2 Design	32
Implementing High-Performance Memory Interfaces with Virtex-4 FPGAs	40
FPGA-Based Solutions for Storage-Area Networks	45
Generating Efficient Board Support Packages	48
Optimizing Embedded Systems for Broadband 10 Gigabit Ethernet Connectivity	53
Board Design Panacea	59
Operating a NAND Flash Device Through an FPGA	62
Unveiling Nova	65
High Definition, Low Bandwidth	70

### 



## Capturing Data from Gigasample Analog-to-Digital Converters

Interfacing National Semiconductor's ADC08D1500 to the Virtex-4 FPGA allows quick-start customer application development.



by Ian King Application Engineer National Semiconductor ian.king@nsc.com

Data conversion within the test and measurement domain and communications industry is moving into the gigasamples per second (GSPS) range. Developing a system capable of processing data at these speeds requires diverse engineering disciplines from the initial system concept through to board design, FPGA logic design, signal processing, and application software.

National Semiconductor has developed a leading-edge analog-to-digital (A/D) converter that can deliver as many as three billion samples per second to an 8-bit resolution. One of the main system design questions from customers regarding this product is how data can be reliably captured and processed at this speed. Therefore, National's applications team designed a development platform to provide a solution to this query and demonstrate a reliable data-capture method. This allows the design focus to shift away from the high-speed front end so that developers can focus on their intended application.

The platform also demonstrates that high clock speeds can be reached while maintaining low power dissipation sufficient for the entire system to be housed in a small enclosure, as would be required for a commercial or industrial system. In this article, I'll explain the techniques and analysis involved in achieving this goal.

5

### **Power Considerations**

When selecting an FPGA for data capture that can achieve low power levels and performance, a 90 nm device is the first choice. In applications where data is captured in bursts (such as oscilloscopes and radar), the static power of the FPGA device becomes an important factor. This is because the high-speed data transfer between devices takes place over a very short time period, so the capture logic will be static while the application consumes the data.

Figure 1 shows a comparison of Xilinx® Virtex<sup>TM</sup>-4 FPGA static power figures over device density. This indicates that the static power is significantly less than the power consumed by the National Semiconductor ADC08D1500 A/D converter, which is typically 1.8W when running from a 1.5 GHz sample clock. Therefore, for systems processing the captured data in bursts, the ADC can be the main source of heat and power dissipation. Having an ADC with low power figures is a key parameter in the design of products, especially those that are required to be small and portable. The design of this development platform confirms that these qualities are achieved by interfacing the ADC08D1500 to the Virtex-4 device.

### **Data Transmission**

The next consideration for systems using the ADC08D1500 and Virtex-4 FPGA is the signaling between these devices. There are two key issues when handling two channels (each providing data at a rate of 1.5 billion  $(1.5 \times 10^9)$  conversions per second):


- Signal integrity between the ADC and FPGA
- The rate of data transfer for each clock cycle

The ADC08D1500 uses low voltage differential signaling (LVDS) for each of its data outputs and clock signal. The main advantage of the LVDS signaling method is that you can achieve high data rates with a very low power budget. Two wires are used for each discrete signal that is to be carried across the circuit board, which should be designed to have a characteristic impedance of 100 Ohms (defined by the LVDS standard). These traces are differentially terminated at the receiver with a 100 Ohm resistor to match the transmission line (see Figure 2).

A signal voltage is generated across the terminating resistor by a 3.5 mA current source within the driving output buffer, which provides a 350 mV signal swing for the receiving circuit to detect. The ADC08D1500 has a total of four 8-bit

data buses, plus a clock and over-range signal that require an LVDS type connection to the FPGA (Figure 3). This adds up to a total of 34 differential pairs, all of which require 100 Ohm termination.

The Virtex-4 device offers active digitally controlled impedance (DCI) and a simple passive 100 Ohm termination onchip within the I/O buffers of the device. These on-chip termination methods eliminate the need to place passive resistors on



Devices Sorted by Equivalent Logic Element Density

Figure 1 – Comparing the Virtex-4 static power over device density with the operating power of the ADC08D1500




Figure 3 – ADC08D15000 connections to the FPGA

## The ADCO8D1500 provides a de-multiplexed data output for each of its two channels. Instead of providing a single 8-bit bus running at a data rate equal to the sampling speed, the ADC outputs two consecutive samples simultaneously on two 8-bit data buses (1:2 de-mux).

the circuit board and simplify the routing on the PCB. The DCI option consumes significantly more power than the passive option in this case, simply because of the number of discrete signal lines (68 total) that require termination. Therefore, I would advise turning on the DIFF\_TERM feature within each of the IOBs (I/O buffers) to which the ADC signals are connected.

### Data Capture

After transmitting data at high speeds using a robust signaling method, it is necessary to store this data into a memory array for post processing. The ADC08D1500 provides a de-multiplexed data output for each of its two channels. Instead of providing a single 8-bit bus running at a data rate equal to the sampling speed, the ADC outputs two consecutive samples simultaneously on two 8-bit data buses (1:2 de-mux).

If the ADC is configured as a singlechannel device and put into DES (dualedge sampling mode), then the sampling speed can be doubled (from 1.5 GSPS to 3.0 GSPS); thus, four consecutive samples are available simultaneously on each of the four buses (1:4 de-mux). This method of de-multiplexing the digital output reduces the data rate to at least half the sampling speed (1:2 de-mux), but increases the number of output data bits from 8 to 16.

For a 1.5 GHz sample rate, the conversion data will be output synchronous to a 750 MHz clock. Even at this reduced speed, FPGA memories and latches would not be able to accept this data directly. It is therefore beneficial to make use of a DDR method, where data is presented to the outputs on the both the rising and falling edges of the clock (Figure 4).

Although the data rate remains the same for DDR signaling, the clock frequency is halved again to a more manageable 375 MHz. This frequency is now in the realms of the FPGA IOB data latches. Before this data can be stored away to memory, a small pipeline constructed from a series of data latches is required. Starting with the inputs, for each data line connected to an IOB pair on the FPGA, two latches will be used to capture the incoming data. One latch is clocked on the rising edge of a phase-locked data clock, while the second latch is clocked using a signal that is 180 degrees out of phase. The relative position of these clocks should be adjusted so that the edges are aligned with the center of the data eye, taking into account the propagation delay of the signal as it enters the FPGA (Figure 5). To simplify this clocking scheme, the Virtex-4 device is equipped with DCMs that allow these clock signals to be generated internally and can be phase-locked to the incoming data clock.

After latching the incoming data using a DCM, the clock domain must be shifted




Figure 4 – Oscilloscope plot of clock (top trace) and data from the ADC in DDR mode




Figure 5 – DDR signaling with DCM-generated data-capture clocks




Figure 6 – Data-capture block diagram using two DCMs, latches, and a FIFO memory




Figure 7 – 128 bit input, 16 bit output, 4 KB deep FIFO

using an intermediate set of latches so that all of the data can be clocked into a memory array on the same clock edge. Because of the speed of the clock, there is not sufficient setup and hold time to re-clock the data; therefore the data must be de-multiplexed again to lower the data rate to 187.5 MHz. Once lowered, the data captured on the out-of-phase clock (even) can be re-captured using the in-phase clock (odd) running at the de-multiplexed rate (see Figure 6).

A second DCM is used to produce the de-mux clock. The clock input frequency is internally divided by two, which produces the 187.5 MHz clock signal. This DCM will provide an output that is phase-locked to the synchronous data clock (DCLK).

### Data Storage

As shown in Figure 6, a single 8-bit data bus from the FPGA has been de-multiplexed by four. When all four data buses from the ADC are considered, this method produces a data word 128 bits wide running eight times slower than the sample speed for two-channel operation. The data can now be stored into a FIFO memory buffer.

Creating the custom FIFO for this application is made easy using the Xilinx LogiCORE<sup>TM</sup> FIFO Generator. Using this software wizard, you can create a FIFO with an input bus width as wide as 256 bits, having an aspect ratio (input-tooutput bus width ratio) of 8 to 1. As this design has a 128 bit input bus, the minimum output bus width is 16 bits. This works out well, allowing one 8 bit output bus to be used for I Channel data and the other for the Q channel.

Because the aspect ratio is not 1:1, the FIFO generator will create the memory design using block RAM within the FPGA. A single block RAM can be configured as 36 bits wide by 512 locations deep, so to capture the 128-bit conversion word, the design will use four block RAMs. This gives each channel a 4 KB storage depth without having to cascade FIFO blocks (Figure 7). Having 4K bytes of storage is more than sufficient data for

### The low power consumption of the two devices enables systems to operate without forced cooling in small enclosures and does not contribute to a large change in ambient temperature.

a Fast Fourier Transform (see Figure 8) to be applied to the digital conversion of the input signal and represents around 2.7  $\mu$ S of time-domain information at the 1.5 GHz conversion rate.

### Conclusion

When used for the data capture application described, about 85% of the logic fabric inside the Virtex-4 (LX15) device low switching noise and to be placed in very close proximity to a high-bandwidth, high-speed data converter without significantly downgrading the measured performance solved my FPGA design challenge.

The two-channel ADC development board discussed in this article is available to order from National Semiconductor in three speed grades: 500 MHz, 1 GHz,




Figure 8 – FFT analysis of 689 MHz input captured by ADC08D1500 and Virtex-4 FPGA

remains available for proprietary firmware development. This leaves space for additional signal processing and data analysis to be performed in hardware, reducing the burden on the software application.

The low power consumption of the two devices enables systems to operate without forced cooling in small enclosures and does not contribute to a large change in ambient temperature. The ability of the Virtex-4 FPGA to operate with and 1.5 GHz. On-board clocking is provided, so all that is required to get started is to provide an analog signal for sampling, plug in the power supply (included), and connect the USB interface to the host PC.

Single-channel device platforms are also available at 1 GHz and 1.5 GHz sample rates. For more information, visit www.national.com/xilinx and www. national.com/appinfo/adc/ghz\_adc.html.



sales@hunteng.co.uk +44 (0)1278 760188

www.hunt-rtg.com

9

# Packet Subsystem on a Chip

Teja's packet-engine technology integrates all of the key aspects of a flexible packet processor.

by Bryon Moyer VP, Product Marketing Teja Technologies, Inc. bmoyer@teja.com

As the world gets connected, more and more systems rely on access to the network as a standard part of product configuration. Traditional circuit-based communications systems like the telephone infrastructure are gradually moving towards packet-based technology. Even technologies like Asynchronous Transfer Mode (ATM) are starting to yield to the Internet Protocol (IP) in places. All of this has dramatically increased the need for packet-processing technology.

The content being passed over this infrastructure has increased the demands on available bandwidth. Core routers target 10 Gbps; edge and access equipment work in the 1-5 Gbps range. Even some end-user equipment is starting to break the 100 Mbps range. The question is how to design systems to accommodate these speeds.

These systems implement a wide variety of network protocols. Because the protocols start out as software, it's easiest for network designers if as much of the functionality as possible can remain in software. So the further software programmability can be pushed up the speed range, the better. Although FPGAs can handle network speeds as high as 10 Gbps, RTL has typically been required for 1 Gbps and higher.

### Most traffic that goes through the system looks alike, and processors can be optimized for that kind of traffic.

Teja Technologies specializes in packetprocessing technologies implemented in high-level software on multi-core environments. Teja has adapted its technology to Xilinx<sup>®</sup> Virtex<sup>TM</sup>-4 FPGAs, allowing highlevel software programmability of a packetprocessing engine built out of multiple MicroBlaze<sup>TM</sup> soft-processor cores. This combination of high-level packet technology – using Virtex-4 devices with on-board MACs, PHYs, PowerPC<sup>TM</sup> hard-core processors, and ample memory – provides a complete packet-processing subsystem that can process more than 1 Gbps in network traffic.

### The Typical Packet Subsystem

The network "stack" shown in Figure 1 is typically divided between the "control plane" and the "data plane." All of the packets are handled in the data plane; the control plane makes decisions on how the packets should be processed. The lowest layer sees every packet; higher layers will see fewer packets.

The control plane comprises a huge amount of sophisticated software. The data-plane software is simpler, but must operate at very high speed at the lowest layers because it has such a high volume of packets. Packet-processing acceleration usually focuses on layers one to three of the network stack, and sometimes layer four.

Most traffic that goes through the system looks alike, and processors can be optimized for that kind of traffic. For this reason, data-plane systems are often divided into the "fast path," which handles average traffic, and the "slow path," which handles exceptions. Although the slow path can be managed by a standard RISC processor like a PowerPC, the fast path usually uses a dedicated structure like a network processor or an ASIC. The focus of the fast path is typically IP, ATM, VLAN, and similar protocols in layers two and three. Layer four protocols like TCP and UDP are also often accelerated. Of course, to process packets, there must be a way to deliver the packets to and from the fast-path processor. Coming off an Ethernet port, the packets must first traverse the physical layer logic (layer one of the stack, often a dedicated chip) and then the MAC (part of layer two, also often its own dedicated chip).

One of the most critical elements in getting performance is the memory.




Figure 1 – The network protocol stack

Memory is required for packet storage, table storage, and for program and data storage for both the fast and slow paths. Memory latency has a dramatic impact on speed, so careful construction of the memory architecture is paramount.

Finally, there must be a way for the control plane to access the subsystem. This is important for initialization, making table changes, diagnostics, and other control functions. Such access is typically accomplished through a combination of serial connections and dedicated Ethernet connections, each requiring logic to implement.

A diagram of this subsystem is shown in Figure 2; all of the pieces of this subsystem are critical to achieving the highest performance.

### The Teja Packet Pipeline

One effective way to accelerate processing is to use a multi-core pipeline. This allows you to divide the functionality into stages and add parallel elements as needed to hit performance. If you were to try to assemble such a structure manually, you would immediate-




Figure 2 – Typical packet-processing subsystem

ly encounter the kinds of challenges faced by experienced multi-core designers: how to structure communication between stages, scheduling, and shared resource access.

Teja has developed a pipeline structure by creating its own blocks that implement the

Access to the pipeline is provided by a block that takes each packet and delivers the critical parts to the pipeline. Because this block is in the critical path for every packet, it must be very fast, and has been designed by Teja for very high performance.




Figure 3 – Teja packet-processing pipeline

necessary functions for efficient processing and inter-communication. By taking advantage of this existing infrastructure, you can assemble pipelines easily in a scalable fashion.

The pipeline comprises processing engines connected by communication blocks and accessed through packet access blocks. Figure 3 illustrates this arrangement.

The engine consists primarily of a MicroBlaze processor and some private block RAM on the FPGA. In addition, if a stage has a particularly compute-intensive function like a checksum, or a longerlead function like an external memory read or write, an offload can be included to accelerate that function. Because the offload can be created as asynchronous if desired, the MicroBlaze processor is free to work on something else while the offload is operating.

The communication blocks manage the transition from stage to stage. As packet information moves forward, the communication block can perform load balancing or route a packet to a particular engine. Although the direction of progress is usually "forward" (left to right, as shown in Figure 3), there are times when a packet must move backwards. An example of this is with IPv4/v6 forwarding, when an IPv6 packet is tunneled on IPv4. Once the IPv4 packet is found, and it must go back for IPv6 decapsulation.

The result of this structure is that each MicroBlaze processor and offload can be working on a different packet at any given time. High performance is achieved because many in-flight packets are being handled at once.

The key to this structure is its scalability. Anytime additional performance is needed, you can add more parallel processing, or create another pipeline stage. The reverse is also true: if a given pipeline provides more performance than the target system requires, you can remove engines, making the subsystem more economical.

### The Rest of the Subsystem

What is so powerful about the combination of Teja's data-plane engine and the Virtex-4 FX devices is that most of the rest of the subsystem can be moved on-chip. Much of the external memory can now be moved into internal block RAM. Some external memory will still be required, but high-speed DRAM can be directly accessed by the Virtex-4 family, so no intervening glue is required. The chips have built-in Ethernet MACs which, combined with the available PHY IP and RocketIO<sup>TM</sup> technology, allow direct access from Ethernet ports onto the chip.

The integrated PowerPC cores (as many as two) allow you to implement the slow path and even the entire control plane on the same chip over an embedded operating system such as Linux. You can also provide




Figure 4 – Single-chip packet-processing subsystem

control access through serial and Ethernet ports using existing IP.

As a result, the entire subsystem shown in Figure 2 (with the exception of some external memory) can be implemented on a single chip, as illustrated in Figure 4.

### Flexibility: Customizing, Resizing, Upgrading

Teja's packet-processing infrastructure provides access to our company's real strength: providing data-plane applications that you can customize. We deliver applications such as packet forwarding, TCP, secure gateways, and others with source code. The reason for delivering source code is that if One of the most important aspects of software programmability is field upgrades. With a software upgrade, you can change your code – as long as you stay within the amount of code store available. As the Teja FPGA packet engine is software-programmable, you can perform software upgrades. But because it uses an FPGA, you can also upgrade the underlying hardware in the field. For example, if a software upgrade requires more code store than is available, you can make a hardware change to make more code store available, and then the software upgrade will be successful. Only an FPGA provides this flexibility.




Figure 5 – IPv4 forwarding engine

you need to customize the operation of the application, you can alter the delivered application using straight ANSI C. Even though you are using an FPGA, it is still software-programmable, and you can design using standard software methods.

An application as delivered by Teja is guaranteed to operate at a given line rate. When you modify that application, however, the performance may change. Teja's scalable infrastructure allows you to tailor the processor architecture to accommodate the performance requirements in light of changed functionality.

In a non-FPGA implementation, if you cannot meet performance, then you typically have to go to a much larger device, which will most likely be under-utilized (but cost full price). The beauty of FPGA implementation is that the pipeline can be tweaked to be just the right configuration, and only the amount of hardware required is used. The rest is available for other functions. Because a structure like this is typically designed by high-level system designers and architects, it is important that ANSI C is the primary language. At the lowest level, the hardware infrastructure, the mappings between software and hardware, and the software programs themselves are expressed in C. Teja has created an extensive set of APIs that allow both compile-time and real-time access from the software to the various hardware resources. Additional tools will simplify the task of implementing programs on the pipeline.

### **IPv4 Forwarding Provides Proof**

Teja provides IPv4 and IPv6 forwarding as a complete data-plane application. IPv4 is a relatively simple application that can illustrate the power of this packet engine. It is the workhorse application under most of the Internet today. IPv6 is gradually gaining some ground, with its promise of plenty of IP addresses for the future, but for now IPv4 still dominates. At its most basic, IPv4 comprises the following functions:

- Filtering
- Decapsulation
- Classification
- Validation
- Broadcast check
- Lookup/Next Hop calculation
- Encapsulation

Teja has implemented these in a two-stage pipeline, as shown in Figure 5. Offloads are used for the following functions:

- Checksum calculation
- Hash lookup
- Longest-prefix match
- Memory access

This arrangement provides full gigabit line-rate processing of a continuous stream of 64-byte packets, which is the most stringent Ethernet load.

### Conclusion

Teja Technologies has adapted its packetprocessing technology to the Virtex-4 FX family, creating an infrastructure of IP blocks and APIs that take advantage of Virtex-4 FX features. The high-level customizable applications that Teja offers can be implemented using software methodologies on a MicroBlaze multicore fabric while achieving speeds higher than a gigabit per second. Software programmability adds to the flexibility and ease of design already inherent in the Virtex family.

The flexibility of the high-level source code algorithms is bolstered by the fact that the underlying hardware utilization can be specifically tuned to the performance requirements of the system. And once deployed, both software and hardware upgrades are possible, dramatically extending the potential life of the system in the field.

Teja Technologies, the Virtex-4 FX family, and the MicroBlaze core provide a single-chip customizable, resizable, and upgradable packet-processing solution.

### Learn to increase Design Performance using the new PlanAhead Software Tool.



### www.xilinx.com/education

The new PlanAhead software tool from Xilinx allows you to quickly analyze, floorplan, and improve placement and timing of even the most complex designs. Use your Xilinx Training Credits or pay as you go for this in-depth, hands-on course:

### Designing with PlanAhead (2 Days)

Perfect for FPGA designers, system architects, and system engineers interested in analyzing and driving the physical implementation of their designs to maximize performance and capacity. With this comprehensive training, you will develop the necessary skills to import designs into the PlanAhead software, analyze design statistics, partition and floorplan, improve performance, run Design Rule Checks (DRC) and implement a floorplanned design, and more.

Visit *www.xilinx.com/education* for more information and registration. Or call us at 1-877-XLX-CLASS.



©2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

## Designing Reconfigurable Computing Solutions

The Virtex family of FPGAs is the foundation for Cray XD1 high-performance co-processing solutions.

by Geert C. Wenes, Ph.D. HPC Architect Cray, Inc. geertw@cray.com

Steve Margerm Senior Hardware Designer Cray, Inc. smargerm@cray.com

Sriram R. Chelluri Marketing Manager Xilinx, Inc. sriram.chelluri@xilinx.com

The reconfigurable computing (RC) architecture enables software logic that can be reconfigured or reprogrammed to implement specific functionalities on tunable hardware rather than on a general-purpose processor (GPP). RC can achieve ordersof-magnitude performance improvements on selected applications. An RC solution in a high-performance computing environment should include tight coupling and a transparent interface to a generalpurpose processor and its auxiliary resources (storage, I/O, networking).

Because FPGAs are tunable, high-density logic cores that provide high-performance and low-latency features, they are well suited for RC solutions. In this article, we'll describe what RC is, how it fits into the Cray, Inc. XD1 high-performance architecture, and why Cray selected Xilinx as the foundation for high-performance application acceleration.

### What's Different about RC?

A GPP is primarily designed to execute sequential instructions. System designers have introduced parallelism in two different ways: off-chip, by simply clustering many GPPs and distributing the workload among these multiple processors; or on-chip, either by duplicating the independent computational units on the chip or (more recently) by doubling the cores on a processor.

In contrast, FPGAs can perform many operations in parallel. Xilinx<sup>®</sup> FPGAs with embedded PowerPC<sup>TM</sup> processors can perform fixed-point arithmetic and embedded functions, offloading the main processor to other tasks. Furthermore, standard HDLs

for logic devices (such as VHDL and Verilog) have at their core the notions of parallel execution of statements and eventdriven simulation.

FPGAs, on the other hand, do not suffer from serial execution model restrictions found in standard languages such as C for generic CPUs. FPGAs are increasingly used to provide application performance. Industries such as manufacturing, government, research, media, and biosciences are deploying FPGAs as hardware application accelerators that can provide orders-of-magnitude (10 to 100x) performance improvements on selected applications over generic microprocessors. The advantages of such an RC solution are:

- Dramatic overall system performance gains at only incremental co-processing board costs
- The ability to reprogram, utilizing a consistent API to the hardware
- Easily upgrade or retarget hardware

### **Cray XD1 Architecture**

The Cray XD1 high-performance computer is based on the directly connected processor (DCP) architecture. The DCP architecture views the system as a pool of processing, logic, and memory resources interconnected by a high-bandwidth low-latency network. This innovative new computer unifies as many as hundreds of processors into a single, resilient computer. The Cray XD1 system combines both on-chip and off-chip parallelism.

The Cray XD1 architecture includes three key subsystems:

- Compute environment. The Cray XD1 compute subsystem comprises singleor dual-core AMD Opteron 64-bit processors integrated on a single board and six blades constituting a chassis (Figure 1). The operating system is Linux, supporting 32- and 64-bit x86compatible software.
- Interconnect. The Cray XD1 RapidArray interconnect directly connects blades over high-speed, low-latency pathways (Figure 2). Each fully configured chassis includes two interconnect components:

- An FPGA-based RapidArray communications processor (RAP) is tightly coupled to the AMD Opteron processors and switching fabric to offload and accelerate communications functions from the Opteron processors, freeing the latter to perform core compute tasks and enabling concurrent computing and communication. The FPGA enables interconnect bandwidth on par with memory bandwidth, solving a major system performance bottleneck.
- The RapidArray embedded switching fabric is a 96 GB/s, non-blocking, crossbar switching fabric in each chassis that provides four 2 GB/s links to each node and twenty-four 2 GB/s inter-chassis links.
- Acceleration application modules. The application acceleration subsystem incorporates RC capabilities to deliver substantial performance increases for targeted applications (Figure 3). Each Cray XD1 chassis can be configured with six application acceleration processors (one per blade), originally developed using the Xilinx Virtex<sup>TM</sup>-II Pro device



Figure 1 – Single Cray XD1 chassis

but soon shipping with Virtex-4 FPGAs that you can program to accelerate key algorithms. The application acceleration processors are tightly integrated with Linux and the AMD Opteron processors and use standard software programming APIs, removing a major obstacle to application development.

### The FPGA as Co-Processor Model

Cray views the FPGA as a very tightly coupled application accelerator platform to speed up computations on demanding applications. The FPGAs are designed into an expansion module that connects to the high-speed, low-latency, point-to-point HyperTransport subsystem.

There are three main advantages that an FPGA has over a microprocessor:

- FPGAs have a flexible architecture. You can customize and optimize the logic and manipulate variable length data.
- FPGAs are inherently parallel devices.
- FPGAs can be reprogrammed to execute new applications without having to change the hardware.

### Xilinx Solution

Cray selected the Virtex-II Pro and Virtex-4 series of FPGAs as the foundation for its RC solutions because of their industryleading technical features and support for third-party development.




Figure 2 – Cray XD1 compute blade




Figure 3 – Xilinx-based application acceleration module

Advantages of Xilinx Virtex FPGAs include:

- Low latency and a high throughput range of 622 Mbps-10.3125 Gbps
- High-speed 500 MHz internal I/O clock
- Low power consumption
- Optional embedded hardware PowerPC processor or a software coprocessor
- Built-in scalable RAM

Cray chose the Virtex family of FPGAs because it was developed for high performance, from low- to high-density designs based on IP cores and customized modules.

### **Development Environment**

Many Xilinx and third-party tools simplify the development of co-processing solutions. Software developers can interface with software APIs provided by Cray and use a rich variety of third-party design tools to create their own applications using C and C++.

For instance, Celoxica Ltd. provides a C-based design and synthesis tool (DK Design Suite) for customers who want to use a software design flow to accelerate their applications using FPGAs integrated into the Cray XD1 supercomputer (*www.celoxica.com/products/dk/default.asp*).

As another example, the Cray XD1 system equipped with Mitrionics' Mitrion Virtual Processor and Mitrion Software Development Kit make it possible for supercomputer users to program FPGAs integrated into the Cray XD1 system on a software level, reducing the time and effort required to take advantage of FPGAbased computation (*www.mitrionics.com/ technology.shtml*).

For DSP solutions, Xilinx System Generator for DSP enables you to design DSP blocks using commercial tools like the MATLAB package from The MathWorks.

### **Applications Acceleration**

The XD1 has proven to be a successful product. For example, the Naval Research Laboratory (NRL) facility in Washington, D.C., is home to one of the largest Cray XD1 supercomputers ever installed and also employs the largest known number of application acceleration modules in the world. Equipped with 288 AMD Opteron dual-core processors and 144 Virtex-II Pro FPGAs, the 24-chassis machine will provide peak performance of 2.5 teraflops.

The use of FPGAs as application accelerators has been successfully demonstrated in many fields. For instance:

• In encryption/decryption applications, the RC5 cipher-breaking application

runs 1000x faster than on a 2.4 GHz Pentium 4, while for elliptic curve cryptography, speedups of 895 to 1300x compared to (a relatively slow) 1 GHz Pentium III are possible. Encryption algorithms like 3DES have been shown to run at more than 16 Gbps throughput from a high-level abstraction language like Mobius.

- In bioinformatics applications, the well-known Smith-Waterman code performs about 26 times faster than on the AMD Opteron, while applications in proteomics such as thinspline algorithms for comparing 2D gel contents run more than 20 times faster, reducing analysis times from days to hours.
- Complex, realistic vehicular traffic simulation codes perform 34x faster on Virtex-II Pro devices than on a 2.2 GHz Opteron, and remarkable sustained bandwidths from the FPGA to AMD processor have been observed at more than 1 GB/s, considerably higher than any PCI bandwidth.

### Conclusion

Cray's FPGA-based RC solutions are ideal for applications in industries such as manufacturing, government, research, media, and biosciences. Cray selected the Virtex-II Pro and Virtex-4 series because of their high performance, low latency, scalable memory, and an array of software tools and support.

With the Cray XD1 high-performance computer, reconfigurable computing has taken a major step forward by breaking down performance barriers at substantially lowered cost by using off-the-shelf components from Xilinx to solve difficult computational problems.

For more information about Cray RC solutions' HPC architectures, contact geertw@cray.com or visit www.cray.com/ products/xd1/index.html.

For more information about Xilinx FPGA-based co-processing solutions, contact sriramc@xilinx.com or visit www. xilinx.com/products/design\_resources/ dsp\_central/resource/coprocessing.htm.

### XILINX EVENTS AND TRADESHOWS

Xilinx participates in numerous trade shows and events throughout the year. This is a perfect opportunity to meet our silicon and software experts, ask questions, see demonstrations of new products, and hear other customer success stories.

For more information and the current schedule, visit www.xilinx.com/events/.

### Worldwide Events Schedule

### North America

**Jan. 5-8** CES Las Vegas, NV

Feb. 6-9 DesignCon West Santa Clara, CA

Feb. 21-23 IDGA SW Radio Summit Arlington, VA

April 3-6 Storage Networking World San Diego, CA

### April 4-6 ESC Silicon Valley San Jose, CA

April 4-6 ESC Silicon Valley Workshops San Jose, CA

April 5-7 CTIA Wireless Las Vegas, NV

April 24-27 NAB Las Vegas, NV

### Europe

Feb. 13-16 3GSM World Congress Barcelona, Spain

Feb. 14-16 Embedded World Nuremberg, Germany

### **XILINX**®

Phone: +1 (650) 292 4636 Fax: +1 (650) 618 2769 Email: sales@sensorynetworks.com

## **Special Offer for Xcell Readers**

Sensory Networks<sup>®</sup> Acceleration Development Kits enable software developers to quickly integrate hardware acceleration for Antivirus, Antispam, Antispyware, Content Filtering and Content Security applications.

Included in the package are two C-2000 Ultra Multi-Gigabit Security Accelerators plus all the tools and support necessary to quickly turbocharge new and existing network security applications. Package Includes:

- 2 x C-2000 ULTRA Content Security Accelerator Card
- Access to full suite of SDK development environment and tools
- Complete set of security application APIs
- Sample applications and example code
- User manuals
- Programming and integration guide
- 12 months developer support
- Membership in Sensory Networks' Partnership Program

To take advantage of this special offer, please visit:



Sensory Networks<sup>®</sup> and NodalCore<sup>®</sup> are registered trademarks of Sensory Networks Inc. CorePAKT<sup>™</sup> and Acceleration Development Kit<sup>™</sup> are trademarks of Sensory Networks Inc. Copyright © Sensory Networks Inc 2005. All Rights Reserved.

# Integrating Security Services into Network Equipment

Using Sensory Networks' NodalCore technology, Virtex-4 FPGAs can solve the design challenge of integrating high-performance security acceleration to cope with continually evolving network threats.

by Ryan Junee Product Manager Sensory Networks ryan.junee@sensorynetworks.com

Sriram R. Chelluri Vertical Marketing Manager Xilinx, Inc. *sriram.chelluri@xilinx.com* 

In today's network environment, security threats are everywhere – from Web- and email-borne viruses and worms to productivity-hampering spam and spyware to malicious break-in attempts. Security functionality in network equipment is no longer "nice to have" – it is now a fundamental design requirement.

Designers of network equipment must be able to integrate applications such as antivirus, anti-spam, anti-spyware, intrusion detection and prevention, content filtering, and sometimes all of these in one box (a universal threat management or UTM appliance), without sacrificing performance throughput or detection accuracy. With today's rapidly increasing network speeds and the growing taxonomy of network threats, this is a difficult design challenge.

In this article, we'll present an FPGAbased solution to the problem and describe how to integrate security functions using an architecture that can be easily upgraded over time.




Figure 1 – Critical resource gap in traditional security appliances

### **Current Technical Challenges**

Today's security devices provide a "best effort" service but fall dramatically short of providing comprehensive protection. The growing number and sophistication of attacks and the exponential growth in raw network traffic leads to increases in both complexity and processing speed requirements in network security applications (Figure 1). This sort of processing power is simply not available in traditional security appliances built from standard PC hardware packaged into a rack-mount chassis.

Figure 2 shows an example of the reduced accuracy in Snort (the industrystandard open-source intrusion detection system) as the number of rules (types of attacks detected) and the traffic rate are increased. Any IDS that cannot scale and maintain an accuracy rate of more than 90% is not worth implementing. Security processing has quickly become the major bot-tleneck in today's network environments, and is often dealt with by reducing the number of attack signatures that are detected or by dropping packets, leading to missed attacks and security holes in both cases.

There are two forms of data inspection for network security appliances:

• Header (or packet) processing. Processing is restricted to read and write operations on the packet header; thus the processing complexity is independent of the size of the packet. Examples include TCP flow reassembly, IP forwarding, and some Snort header rules. • Content processing. Read and write operations are applied to all of the data in the packet; in particular, the payload of the packet. Examples include pattern matching (searching packets for viruses), content decoding (MIME), and decompression/encryption (VPNs).

Today's security appliances perform these types of data inspection using either general-purpose processors,

network processing units (NPUs), or fixedfunction ASICs. These architectures all have drawbacks in performance, scalability, adaptability, and cost.


Under a general-purpose architecture, network traffic is captured using a network interface card (NIC) that connects to the host processor over a bus such as PCI. The function of reassembling data streams is handled by the operating system, while content decode and inspection operations are handled by a user-space software application. Although functionally separate, these operations all share the same CPU, memory, buses, and other system resources. The most computationally expensive operations will therefore consume most of the resources, leaving little processing time for other operations and causing critical bottlenecks.

NPU-based solutions are limited when it comes to content decode and inspection operations. Although NPUs are very good at processing packets, they break down when scanning content across multiple packets. Even multi-core NPUs designed for content processing often cannot scale to wire speed for deep packet inspection.

ASIC-based security appliances are expensive, with long lead times and high risk. They are not adaptable to changing threat environments and cannot be upgraded with new performance and features. This leads to a solution that is not future-proof.

What is needed for the modern-day dynamic environment of network security is an adaptable co-processing platform, with the ability to:

- Accelerate deep packet inspection
- Deal with large databases
- Adapt to new security threats
- Adapt to new content types
- Adapt to new security applications



10:90 mix of attack: normal traffic

Figure 2 – Snort 2.0 performance on a dual 3 GHz Xeon




Figure 3 – Building a security appliance with the NodalCore SPU

To meet these design criteria, a security co-processor based on reconfigurable technology is required, and must meet the following guidelines to be market-viable:

- Interfaces with standard architectures (Pentium, NPU, multi-core MIPS)
- Designed for deterministic processing in the data plane (pattern matching, decoding)
- Allows in-field upgrades of functionality to adapt to new threats, new applications, and new content types
- Scalable number of parallel execution units

### The NodalCore Co-Processing Solution

Sensory Networks has designed a co-processing solution called the NodalCore Security Processing Unit (SPU) based on Xilinx® Virtex<sup>TM</sup>-II Pro and Virtex-4 FPGAs (Figure 3). The NodalCore architecture can be used in conjunction with a CPU- or NPU-based system to bridge the performance and scalability gap by providing the computational power necessary for the next generation of adaptable security products.

The NodalCore SPU is designed to offload and accelerate bottleneck operations associated with high-performance network security applications such as antivirus, anti-spam, anti-spyware, intrusion detection, and content classification (Figure 4). The NodalCore SPU's dedicated regular expression pattern-matching engine operates with compressed signature databases stored in external SRAM or RLDRAM memory. Using patent-pending high-performance matching algorithms and a scalable architecture, the SPU can achieve data throughput as high as 1.6 Gbps per bank of RLDRAM memory.

Sensory Networks' CorePAKT massive memory architecture (MMA) compression technology ensures that compiled signature databases occupy a memory footprint smaller than any other competing technology on the market. Compression rates of more than 90% are possible, meaning that databases of more than 10 million signatures are easily supported. The ability to store multiple databases in a compressed format while still achieving gigabit throughputs makes NodalCore technology ideal for applications demanding high performance on large signature databases. The NodalCore SPU is one of the only products on the market that can provide wire-speed performance on full commercial antivirus databases that often contain hundreds of thousands of signatures.

The SPU is a packet-based architecture with standard PCI-64/66, QDR, and soonto-be-released PCI-X and PCI-Express interfaces, allowing seamless integration with standard host systems. The ability to process packets in parallel and rapidly adapt to hostile network security threats is a key differentiator of Sensory Networks' technology. The NodalCore SPU architecture allows hardware modules to be upgraded in the field to deal with new attacks, content types, and application demands.

### **Heart and Soul**

Virtex-II Pro and Virtex-4 FPGAs provide the foundation for NodalCore technology. The dynamic environment of network threats requires a reconfigurable solution with the processing power to handle deep packet inspection – something that cannot be solved by pure general-purpose CPUs or NPUs without encountering performance and scalability issues. A FPGA-based configurable co-processing solution enables security devices to:

- Adapt to changing threats
- Meet performance and scalability requirements




Figure 4 – SPU architecture

- Support a broad range of features and performance at various price points
- Provide phased product releases
- Achieve fast time to market

The Virtex product line comprises lowpower and high-performance FPGAs capable of speeds as high as 10.3125 Gbps with built-in multi-gigabit transceivers. Both the Virtex-II and Virtex-4 devices feature embedded PowerPCTM 405 hardware cores that run at speeds as fast as 450 MHz, soft IP cores such as the 32-bit MicroBlaze<sup>TM</sup> RISC processor, and up to 200,000 cells of configurable logic. The Virtex-4 series features a scalable Advanced Silicon Modular Block (ASMBL) architecture that has allowed Xilinx to produce a programmable silicon platform with unprecedented capabilities and configurations to build co-processing solutions.

The NodalCore SPU was initially designed using the Virtex-II Pro FPGA to meet its high-performance and fieldupgradability requirements. The dynamic nature of the network security landscape meant that an FPGA-based solution was a much better fit than an ASIC-based solution.

The ability for appliance vendors to offer after-sale performance upgrades is another important benefit that increases the marketability of Sensory Networks' range of products. The latest NodalCore SPU is designed using the Virtex-4 FPGA because of its higher performance, faster I/O, and attractive cost. It also offers an easy upgrade path to newer and faster FPGA families.

### Porting Security Applications to NodalCore

Developers can easily port new or existing security applications to the NodalCore platform and gain immediate improvements in throughput and accuracy. Sensory Networks provides a comprehensive suite of drivers, libraries, and development tools that abstract the hardware layers behind fully-featured C and C++ APIs. You can push bottleneck functionality down to the hardware by making simple function calls to pass the data.

To demonstrate this process, Sensory Networks has ported Clam Antivirus to the NodalCore platform and shown as much as a 50x performance improvement. Clam AV is one of the world's largest open-source antivirus projects, and is used by many large telecommunications companies and managed service providers (see *www.clamav.net*). An analysis of Clam AV showed that the pattern-matching portion of the code was a severe bottleneck, so a NodalCore C-2000 accelerator card was added to the appliance.

Using Sensory Networks' C++ API and Linux device drivers (Clam AV runs under Linux), the pattern-matching code was pushed down to the NodalCore hardware. This meant that the virus signatures also needed to be loaded onto the C-2000. Thanks to Sensory Networks' CorePAKT memory compression technology, the




Figure 5 – Antivirus throughput comparison

entire ClamAV virus database (more than 40,000 virus signatures) was compiled and loaded onto the card. The resulting improvement in throughput is illustrated in Figure 5, using different base platforms for comparison.

### **Integrating Commercial Security Applications**

If you do not wish to develop your own security applications, you can select from a wide variety of commercial plug-in applications that run on the NodalCore platform. Sensory Networks has a range of industryleading application partners that provide best-of-breed antivirus, anti-spam, antispyware, intrusion detection, and content filtering applications. In addition, Sensory Networks supports a wide range of opensource security applications such as Clam AV, Spam Assassin, DSpam, and Snort that are fully ported and tested.

These applications can be quickly and easily integrated without the need to write code, providing "security on tap." You simply need to design a Xilinx Virtex-4 FPGA onto the motherboard (or use a separate PCI card) and install the software to have a security product with market-leading performance. Sensory Networks has a range of reference designs available, and an expert consulting services team that can assist with aspects of this development.

### Conclusion

Because of the growing number and sophistication of network attacks, designers of network appliances must integrate specialized security processing hardware. This hardware needs to provide gigabit throughput, support very large signature databases, and adapt to new types of threats.

Sensory Networks provides a range of solutions based on the Virtex FPGA family that allow you to quickly and easily integrate security applications into network appliances.

To download white papers, datasheets, and API reference documentation for the NodalCore SPU, visit *www.sensorynetworks.com*. Development kits can be ordered online. To learn more about implementing reconfigurable computing solutions, contact *sriram.chelluri@xilinx.com*.

Honey, will you please tell Alex to stop programming the FPGA!

### Viva! Absurdly Easy.

### Viva! Software

### The Easiest Development Tool for Programming FPGAs

Viva may just be the easiest and most intuitive development tool ever created for FPGAs. That's because only Viva delivers a true data set recursive and polymorphic object oriented programming language with a graphical, drag-and-drop interface. In fact, Viva is so easy you can get the hang of it in a just few minutes. Whether you're working with FPGAs in high-performance or embedded environments, Viva is the right solution for you. And Viva is perfectly suited for use with hardware from SGI, Nallatech and Digilent, including Xilinx Starter Kits. Find out why organizations like NASA and the US Air Force use Viva! software to program FPGAs. Visit www.starbridgesystems.com/viva or call (801) 984-4444 today.



## Designing for Power Budgets and Effective Thermal Management

Xilinx provides the critical edge with power-optimized FPGAs, thermal-efficient packaging, and power analysis tools.

by Anil Telikepalli Sr. Manager, Virtex Solutions Xilinx, Inc. anil.telikepalli@xilinx.com

Meeting power and thermal budgets is one of the essential criteria by which our customers measure the success of their FPGA-based system designs. Constrained both by the density (bandwidth, logic density, and functionality) of the applications they are creating and the environments in which these systems are deployed, FPGA designers need every advantage as they painstakingly balance performance, cost, reliability, and power.

Xilinx demonstrated its commitment to empower its customers' success with the introduction of the Virtex<sup>TM</sup>-4 family of FPGAs. Delivering the lowest total power in any 90 nm high-performance FPGA without compromising performance (1 to 5W lower than any competing 90 nm device), Virtex-4 devices employ a variety of powersaving design techniques to provide the lowest inrush current, static power, and dynamic power. (For more details about the Virtex-4 power advantage, please see "Power vs. Performance: The 90 nm Inflection Point" in the August 2005 issue of the *Power Management Solution Guide*, *www.xilinx.com/solguides.*)

This substantial power advantage provided by Virtex-4 devices translates directly to additional measurable benefits in performance, cost, and reliability. Reducing the FPGA's contribution to total power in a given design alleviates a host of problems incurred by excessive power.

### What Cost Power?

Excessive power is expensive in many ways. It creates the need for special system design and operational considerations such as electricity changes and battery back-up costs. Increased power requires more of everything, including more area on the PCB, a larger chassis, more floor space, and larger air-conditioning systems. And because dynamic power is a function of clock frequency, you may be forced to run a design at a lower performance just to keep total power consumption low.

Perhaps the most critical issue is the effect excessive power can have on reliability. Continuously operating systems with junction temperatures running from 85°C to more than 100°C increase reliability issues and decrease mean time between failures (MTBF).

### **Power and Thermal Budgets**

Every system has a power and thermal budget driven by a standard such as NEBS, ETSI, or other requirements (see sidebar, "NEBS"). A look at various types of electronic equipment can provide valuable insight into the importance of power budgets and demonstrate how a seemingly small power savings for each FPGA can translate into enormous value within overall system operation.

### Infrastructure Equipment

Metro aggregation systems (such as enterprise Ethernet/layer 2 switches and multiservice provisioning platforms) are typically deployed in temperature-controlled rooms to ensure acceptable transistor junction temperatures. A typical multi-service provisioning platform (MSPP) is populated with multiple line cards supporting a range of data and voice transmission standards. Each line card usually contains numerous ASSPs, ASICs, and FPGAs.




Figure 1 – Heat transfer in devices and how Virtex-4 FPGAs address them

For an FPGA that performs connectivity and traffic management functions, reducing power is critical to system reliability and operational costs. Using a poweroptimized FPGA that saves 1-5W per device will dramatically impact the MSPP's total power, potentially allowing the use of smaller power supplies and reducing the size and number of heat sinks.

Now consider wireless base stations that are deployed outdoors in harsh environmental conditions with ambient temperatures exceeding 80°C and transistor junction temperatures in excess of 100°C. A typical wireless network may comprise as many as 35,000 base stations, with each base station utilizing 16 or more line cards.

Wireless base station power budgets are 1.2-2.5 KW; each line card (excluding backplane, fans, and system control) is about 20W. Using an FPGA for connectivity and signal processing, which saves as much as a third of the typical 6W power budget, can in turn save as much as \$1 million in operational expenditures.

### System Reliability Case Study

As stated previously, many applications are restricted in power by standards. Consider the networking OEMs who sell their equipment to operators and service providers. In the U.S., the operators require OEMs to meet NEBS (National Equipment Building Systems) standards. In particular, the GR-63-CORE and GR- 1089-CORE standards specify equipment reliability criteria, on which the power, signal integrity, and thermal management of the equipment (and hence the components used) have a direct impact.

For example, consider an RPR (Resilient Packet Ring) MSPP. Such a system is limited to 4 KW/rack and must remain operational for 99.999% of the time, which equates to no more than five minutes of downtime per year.

Because FPGAs are used extensively in these systems within the various line cards, it is critical to keep the FPGA static and dynamic power consumption to an absolute minimum to help OEMs meet the GR-63-CORE standard.

The typical line card power budgets and FPGA power consumption illustrate the value Virtex-4 FPGAs offer by saving a just couple of watts per FPGA:

- 12-port DS3 card: 30W; FPGA = 4-5W
- 4-port OC-12 card: 28W; FPGA = 4-5W
- 12-port 10/100 Base-T card: 50W; FPGA = 4-5W
- 32-port T1/E1: 9W; FPGA = 2-3W

### **Thermal Management**

Given the increasing criticality with which system vendors are scrutinizing their power and thermal budgets, Xilinx continues to strive to improve upon the edge it already provides with the Virtex-4 family.

Figure 1 shows heat transfer at various locations on a device with definitions of temperature and thermal resistance at each point. In addition to the effective thermal management Virtex-4 FPGAs provide at the silicon level, Xilinx also offers thermally enhanced flip-chip packages with built-in heat spreaders.

The new Xilinx flip-chip BGA packages are the latest package offering for Xilinx high-performance FPGA products. Unlike traditional packaging in which the die is attached to the substrate face-up and the connection is made by using wire, the solder bumped die in the flip-chip BGA is flipped over and placed face down, with the conductive bumps connecting directly to the matching metal pads on the laminate substrate.

The flip-chip package accommodates more I/O pins than traditional wire-bond packages by using the internal chip area for package connections. Furthermore, the cavity-up nature of flip-chip packages allows for superior thermal dissipation through the top of the package.

Virtex-4 pinout provides abundant power and ground pins (Figure 2) – one adjacent to every user pin, providing even distribution for better thermal dissipation when compared to the clustered power and ground pins found in typical flipchip packages.

To facilitate user design, Xilinx provides




Figure 2 – Virtex-4 packaging, with uniform distribution of power and ground pins, enables better thermal dissipation.

### Xilinx Virtex-4 Web Power Tool Version 7.1

	Veitage (V)	Intimated Parent (WW)	Estimated Current (mA)
V <sub>COM1</sub> 1.2V	12	95	48
Volatia 2.9V	28	42	11
Cos 2.3/ Power (mm)	23	*	
COB 2.0( Power (mmt)	2.9	8.	
CCB 1.0/ Fower (mill)	1.8	1	3
COB 1.5/ Fever (mH)	15	0	(B.).
oce 1.3/ Pawer (mill)	u	4.	8
	SatalPears)	145	NAR
V <sub>DCB</sub> 1.3/ Palwer (mill) No. In a privalgeneration, h	Satal Person		2 NA
uis chevel.		Same and Sugar	
r Juis cheef.		- To <u>(100)</u> or a special (100)	-
dals cheel. Local information on Nie w		The Loss of the American Const.	
e date cheel. e date bite malled on Nie w	when average to		

Figure 3a – The Web Power tool allows you to set the operating voltage for the design; when feasible, this enables you to lower the voltage to save power.

	frequencia participation of	tioner Tione		1101		Arresta Tanta Rate (14	Artest al Resident Dest	
		E	1.4	11	ю.	1.1	-	۰.
	14	2	1.1	F.1.	8		1	4
-	18	9.1	19	9.1	10	1.1		¥
	128	3		3	1	4	1.00 -	8
	1.0	8.	3	3.1	1	10.	1.00 00	÷ .
			10	3.1	1.		L= =	
	1.	1.1	4	8. L -	8.1	A	L= =	۹
	18	<b>B</b> .S.		9.1	8.	4	200 00	87.
		A.S.	10.1	<b>3</b> .11	8.	1.1	L= =	4
		£.]		80.	A	A	L= =	
_				3.1		8.1	1.00 10	۰.
			1.1	8.1		1	100 10	
							Table	

Figure 3b – You select the particular utilization of slices, flip-flops, shift register and LUT RAMs, their toggle rates, and routing density to calculate the power used by the configurable logic blocks (CLBs).

JEDEC JESD-51 thermal characteristics (http://direct.xilinx.com/bvdocs/userguides/ ug075.pdf) for a four-layer board. Although a four-layer board is quite conservative for most applications, it does provide a uniform standard-based comparison. For simulating your unique board setup, Xilinx can provide compact resistor models for the Virtex-4 device package combination.

### **Power Analysis Tools**

Another edge Xilinx offers its customers is the ability to calculate power estimates both before and after design implementation. Xilinx Web Power tools provide preimplementation estimates of a design's power consumption based on the expected utilization of device resources, operating frequencies, and toggle rates.

Post-implementation, XPower enables

### Web Power

Xilinx Web Power tools help you estimate total power consumption accurately before design implementation. System architects can estimate power using high-level design details and make intelligent design choices on clock frequencies, implementing a function using hard IP or

logic, type of I/O standard, and other factors. The Web Power tool relies exclusively on your estimates of FPGA design parameters such as utilization, toggle rates, and operating conditions (Figure 3a/3b).

To calculate a power estimate for a given design, simply enter the estimated design parameters for resource utilization, operating environment, clock rates, and toggle rates, push a button to calculate power, and save the settings. A brief look reveals the intuitively simple nature of this process:

- 1. Set the operating voltage of the design.
- 2. Enter the settings for the part and

package, typical or worst case process, and thermal information (ambient temperature and airflow).

- 3. Select the particular utilization of slices, flip-flops, shift register and RAM LUTs, their toggle rates and routing density, to calculate the power used by the configurable logic blocks (CLBs).
- Specify the number of DSP48s, their architectural usage level, and toggle rates.
- 5. Select the digital clock manager (DCM) settings.
- 6. Specify input/output settings.
- Press the "calculate" button to generate the pre-implementation power estimate with totals at every level.
- Press the "save settings" button to save the settings for future analysis and modifications.

### XPower

Xilinx XPower is a post-implementation power analysis and power estimation software. Included in all configurations of the Xilinx Integrated Software Environment (ISE<sup>TM</sup> software), XPower enables you to analyze total device power.




Figure 4 – You can run XPower after map, place and route, or timing simulation.

XPower can read HDL simulation data to estimate toggle rates. XPower uses proprietary algorithms to estimate toggle rates even if the simulation vectors are missing, which is useful for iterative design. Figure 4 shows XPower in the design flow.

XPower includes a design wizard that provides a step-by-step dialog box format to help you import design and simulation data and set loading and default data. The design wizard also helps you get accurate power estimates quickly and easily.

The step-by-step process for using XPower is straightforward and intuitive:

- 1. Invoke XPower in ISE software.
- 2. Open design.
- 3. Load design (NCD).
- 4. Load optional PCF and simulation data files.
- 5. Launch the new design wizard.
- 6. Set voltage, ambient temperature, and airflow.
- 7. Set frequencies and activity rates.
- 8. Set capacitive loads for outputs.
- 9. Set/verify DC loads for outputs.

- Set/verify enable rates for bi-directional I/Os if simulation data is not loaded.
- 11. Set global default activity to estimated value.
- 12. Set estimated activity for any single or groups of signals.

### **Corroborative Results**

Given the value of these power estimation and analysis tools and the essential need for accuracy both before and after the design has been implemented, you might wonder just how much of an advantage these tools provide.

Of course, a great deal hinges on the accuracy of the settings relative to actual design parameters and operating conditions. Nonetheless, Xilinx offers the results of this simple, yet revealing test example as evidence of the veracity of these power tools.

Using a Virtex-4 4VLX60 device, we tested for a correlation of logic, register, and interconnect power across a large design. We ran the design through ISE 7.1i software and compared the power data to estimates developed by the Web Power tool and measurements in a lab. The results in Figure 5 speak for themselves.



Power Data Comparison – Dynamic							
Frequency (MHz)	Web Power (mW)	XPower (mW)	Measured (mW)				
0	0	0	0				
100	1,864	1,750	1,742				
200	3,727	3,429	3,482				

Figure 5 – When compared with actual measured results, the close approximation of the pre- and post-implementation power estimation tools demonstrates the value these tools provide to system architects and FPGA designers.

### Conclusion

Designing high-performance FPGAbased systems constrained by exacting power and thermal budgets will never cease to present a daunting challenge to the design engineers and architects who must regularly build them.

As Xilinx customers continue to place their trust in our ability to provide them with the essential edge in power-optimized FPGAs, tools, and package technology, we have and will continue to strive to reduce the challenge of effective power and thermal management. For more information, visit *www.xilinx.com/ virtex4/lowpower.* 


### **NEBS**


The National Equipment Building Systems (NEBS) standards prevent the target system from interfering with other equipment, while ensuring scalability and safety. The two major standards, GR-63-CORE and GR-1089-CORE, were originally developed by Bellcore/Telcordia in the 1970s and deployed in 1985.

These standards establish physical requirements such as space planning, temperature, and humidity environmental specifications. They also specify acceptable preventative measures to guard against potential hazards such as fire, earthquake, vibration, transportation, acoustics, poor air quality, and illumination.

The standards also specify the electrical requirements that safeguard the equipment against electrostatic discharge (ESD) and electromagnetic impulse (EMI), as well as establishing resilience to lightning and AC power faults.

Other preventative measures established by the standards address issues such as steady state power induction, corrosion, DC potential differential, electrical safety, bonding, and grounding.





Design Example: LX60 vs. 2S60. Target Frequency = 200 MHz. Worst-case process. 20K LUTs, 20K Flip-Flops, 1Mbit On-Chip RAM, 64 DSP Blocks, 128 2.5V I/Os Based on Xilinx tool v4.1 and competitor tool v2.1 For higher density devices, achieve up to 5W lower power



### Get 1-5W lower power per FPGA, only with the Virtex-4 family

Check the specs for yourself at realistic operating temperatures ( $T_j = 85^{\circ}C$ ). Different logic architecture or dielectric just won't do it. No competing FPGA comes close to Virtex-4 for total power savings–take it to the lab and see.

- 73% lower static power
- Up to 86% lower dynamic power

### UNIQUE TRIPLE-OXIDE TECHNOLOGY & EMBEDDED IP

At the 90nm technology node, power is the next big challenge for system level designers. An inferior device can suffer leakage, dramatic surges in static power, and thermal runaway. That's why we designed our Virtex-4 FPGAs with Triple-Oxide Technology<sup>®</sup>, embedded IP, and power-saving configuration circuitry. Now you can meet your performance goals, while staying within the power budget.

Visit *www.xilinx.com/virtex4/lowpower* today, and get the right solution on board before your power issues start heating up.





www.xilinx.com/virtex4/lowpower



### BREAKTHROUGH PERFORMANCE AT THE LOWEST COST

©2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

## Leveraging Programmability in Electronic System-Level Designs

You gain productivity and accuracy with platform-based design and programmable platforms.

by Douglas Densmore Graduate Student Researcher University of California, Berkeley densmore@eecs.berkeley.edu

Alberto Sangiovanni-Vincentelli Professor University of California, Berkeley *alberto@eecs.berkeley.edu* 

Adam Donlin Research Engineer Xilinx Research Labs adam.donlin@xilinx.com

Platform-based design (PBD) is an electronic system-level (ESL) design methodology forged in the inferno of ASIC design complexity: it tackles shrinking design time pressures, the growing complexity of applications, nanometer-era design effects, and heterogeneity between chip and system components. Individually, the challenges are formidable. Combined, they are almost insurmountable: the methods ASIC designers use to address one challenge are often at odds with the methods that solve another. Programmable platforms can utilize PBD and be a welcome new home to refugees fleeing ASIC design complexity.

In this article, we'll show you how to effectively combine the benefits of FPGAs with lessons learned from ASIC design. You will see how the unique properties of programmable platforms leverage innovative techniques to make PBD a powerful FPGA design methodology. We will demonstrate how programmable platforms and PBD allow designers to build complex systems not just faster, but also of a higher quality than non-programmable solutions using traditional design techniques.

### **Platform-Based Design**

At its core, PBD (Figure 1) attempts to:

- Maximize the level of design re-use available to system architects and chip designers
- Enable design verification, analysis, and synthesis at all levels of abstraction
- Provide the basis for design chain integration
- Make architectural exploration, including implementation platform selection, a fast and rigorous process

The basic tenets of the methodology are:

- Orthogonalization of concerns. Function (what the system does), architecture (how it does it), communication, and computation are modeled independently with a unified mathematical framework.
- 2. Design formalization. Incorporate a mathematical framework with mapping of functional components to architectural elements. This process can be made (partially) automatic by providing common semantics between

two consecutive layers of abstraction, similar to what was achieved when logic synthesis was introduced in the traditional design flow.

3. Successive refinement. The design progresses through a refinement process that links the levels of abstraction defined with the help of the design formalization.

The structure of the platform-based design methodology is illustrated in Figure 1. However, these techniques are severely limited if, during the development of systems with PBD, the results of simulation to predict performance before system creation are inaccurate. Thus, a critical element of PBD is the characterization of architectural components in terms of physical quantities such as time, power, and size. The choice to map functional components to architectural elements is guided by constraints and cost functions expressed in terms of these quantities. To evaluate the quantities for the entire design in terms of the quantities associated with the components, you would use simulation.

Architectural components at high levels of abstraction are characterized in terms of these quantities (time, power, and size), also through estimation or abstraction. If the abstraction or estimation is inaccurate, the results of simulation to predict performance before system creation are inaccurate.




Figure 1 – Platform-based design




Figure 2 – Programmable platform modeling

Designers require performance models that are abstract and modular while still having a close correlation (accuracy) to actual devices. In addition, these models need to be convenient to use and efficient to simulate. Although this is certainly possible for all design styles and is one of the essential values of the methodology, it is easier to carry out if the implementation platform has fewer degrees of freedom.

Programmable platform FPGAs such as the Xilinx<sup>®</sup> Virtex<sup>™</sup>-4 device are excellent substrates for PBD: they are easily reconfigurable using the FPGA fabric and contain powerful high-performance pre-designed processors whose performance can be accurately predicted before simulation.

### **Programmable Platform Modeling**

In our approach, a platform is a collection of IPs that you can use to implement your designs. Each IP has to be given a functional model (what it can do) and a performance model (the cost of doing it). In the Virtex-4 platform, a functional model of an element corresponds to a number of different implementations regarding actual selection of the basic building blocks. Each of these implementations is characterized by a different performance model.

### **Functional Modeling**

The architectural space in Figure 2 contains functional models of FPGA blocks that you can combine to form a programmable system. The key requirement of the models is abstraction to increase designer productivity; however, they must still remain efficient in their ability to yield a good design.

There are three aspects of programmable platforms that facilitate this task as compared to other design styles (such as ASICs):

- 1. Programmable platforms allow one device to represent many possible architectural topologies. Therefore, one model set for a device allows many potential designs tailored to various levels of concurrency and application specificity.
- 2. Programmable platforms are naturally partitioned into functional or IPbased blocks. This is the case with the Xilinx implementation of the IBM CoreConnect system in EDK. You can create models at this granularity with a transaction-level set of models.
- 3. Programmable models are a collection of configured elements. This configuration can be explicitly captured by the models and provided directly to the tool flow. In the case of Xilinx FPGAs, this could be the microprocessor hardware specification (MHS) file.

Figure 2 shows an example of the entire flow. Notice that these three techniques increase efficiency by facilitating library creation, transaction-level modeling, and design synthesis, all while maintaining the required abstraction level.

### Performance Models

Accurate programmable platform performance models are easier to obtain than other implementation styles such as ASICs because the physical characteristics of the implementation fabric are known at design time. Figure 3 illustrates a flow based on a pre-characterization process.




Figure 3 – Programmable platform characterization




Figure 4 – Example methodology results

- Permutations of various architecture topologies are created in the first stages. These permutations result from an initial "seed" topology tailored to your specific needs.
- Permutation generation is followed by actual synthesis, place and route of these designs for the device being characterized. You use the exact tool flow that the device will eventually use for programming. This is not easily available in an ASIC flow.
- The data from synthesis, place and route is captured in a database structure that can be used by a tool supporting PBD during simulation. Instead of

relying on static estimations, simulation can annotate transactions directly with costs that have been realized on an actual system corresponding to the simulation. This database is independent of the actual system, thus yielding a great deal of modularity. You can reuse the database for other designs or add to it on an independent, individual basis. And because the models are created to have a very specific topology, you can use the topology information to index the database during simulation.

### **Example Designs Using this Approach**

We have two example designs using our approach: a motion JPEG encoder and an

H.264 video standard deblocking filter. Both of these designs were first specified in the Metropolis Design Environment from the University of California, Berkeley. (Metropolis is a design environment that fully supports the PBD methodology.)

The Metropolis models were of Xilinx Virtex-II Pro CoreConnect components. Specifically, these designs were of MicroBlaze<sup>TM</sup> and Fast Simplex Link (FSL) networks. Figure 4 shows the designs and a sample of the results we obtained. Key insights include:

- The accuracy of simulation versus actual implementation performance is very high. In the cases shown, the worst case is a mere 5% difference.
- Characterization allowed us to observe the actual system clock speed and design area values. This is important because not only does clock speed combine with the clock cycle requirements to form an actual execution time, but it also demonstrates the potentially detrimental effect of increasing the size of the design. This effect would be more difficult to obtain quickly in ASIC-based design flows.

### Conclusion

Platform-based design is an ideal methodology to convert system design ideas into implementation realities, especially when coupled with pre-characterized programmable platforms. High-level abstract and modular models supported by the methodology allow fast, accurate, and efficient design space exploration and early validation.

The link to implementation offered by a pre-design fabric, as offered by the Xilinx Virtex family, yields rapid design turns. You can accurately predict the performance of your designs during the early design phases, further reducing the need to re-design.

We believe that the fast and efficient mapping of systems into programmable platforms offered by PBD can ease the pain that today's designers must endure to carry out their tasks. For more information about PBD and supporting tools, see *http://embedded.eecs.berkeley.edu/metropolis/ index.html.* 

# Successful DDR2 Design

Mentor Graphics highlights design issues and solutions for DDR2, the latest trend in memory design.

by Steve McKinney HyperLynx Technical Marketing Engineer Mentor Graphics steven\_mckinney@mentor.com

The introduction of the first SDRAM interface, in 1997, marked the dawn of the high-speed memory interface age. Since then, designs have migrated through SDR (single data rate), DDR (double data rate), and now DDR2 memory interfaces to sustain increasing bandwidth needs in products such as graphics accelerators and high-speed routers. As a result of its highbandwidth capabilities, DDR and DDR2 technology is used in nearly every sector of the electronics design industry – from computers and networking to consumer electronics and military applications.

DDR technology introduced the concept of "clocking" data in on both a rising and falling edge of a strobe signal in a memory interface. This provided a 2x bandwidth improvement over an SDR interface with the same clock speed. This, in addition to faster clock frequencies, allowed a single-channel DDR400 interface with a 200 MHz clock to support up to 3.2 GB/s, a 3x improvement over the fastest SDR interface. DDR2 also provided an additional 2x improvement in bandwidth over its DDR predecessor by doubling the maximum clock frequency to 400 MHz. Table 1 shows how the progression from SDR to DDR and DDR2 has allowed today's systems to maintain their upward growth path.

SI	SDR DDR			DDR2						
PC100	PC133	DDR - 200	DDR - 266	DDR - 333	DDR - 400	DDR2 - 400	DDR2 - 533	DDR2 - 667	DDR2 - 800	
0.8	1.1	1.6	2.1	2.7	3.2	3.2	4.266	5.33	6.4	
	Single Channel Bandwidth (GB/s)									

Table 1 – The progression from SDR to DDR and DDR2 has allowed today's systems to maintain their upward growth path. Speed grades and bit rates are shown for each memory interface.

With any high-speed interface, as supported operating frequencies increase it becomes progressively more difficult to meet signal integrity and timing requirements at the receivers. Clock periods become shorter, reducing timing budgets to a point where you are designing systems with only picoseconds of setup or hold margins. In addition to these tighter timing budgets, signals tend to deteriorate because faster edge rates are needed to meet these tight timing parameters. As edge rates get faster, effects like overshoot, reflections, and crosstalk become more significant problems on the interface, which results in a negative impact on your timing budget. DDR2 is no exception, though the JEDEC standards committee has created several new features to aid in dealing with the adverse effects that reduce system reliability.

Some of the most significant changes incorporated into DDR2 include on-die termination for data nets, differential strobe signals, and signal slew rate derating for both data and address/command signals. Taking full advantage of these new features will help enable you to design a robust memory interface that will meet both your signal integrity and timing goals.

### **On-Die Termination**

The addition of on-die termination (ODT) has provided an extra knob with which to dial in and improve signal integrity on the DDR2 interface. ODT is a dynamic termination built into the SDRAM chip and memory controller. It can be enabled or disabled depending on addressing conditions and whether a read or write operation is being performed, as shown in Figure 1. In addition to being able to turn termination off or on, ODT also offers the flexibility of different termi-




Figure 1 – An example of ODT settings for a write operation in a 2 DIMM module system where  $R_{TT} = 150$  Ohms.




Figure 2 – The HyperLynx free-form schematic editor shows a pre-layout topology of an unbuffered 2 DIMM module system. Transmission line lengths on the DIMM are from the JEDEC DDR2 unbuffered DIMM specification.

nation values, allowing you to choose an optimal solution for your specific design.

It is important to investigate the effects of ODT on your received signals, and you can easily do this by using a signal integrity software tool like Mentor Graphics' HyperLynx product. Consider the example design shown in Figure 2, which shows a DDR2-533 interface (266 MHz) with two unbuffered DIMM modules and ODT settings of 150 Ohms at each DIMM. You can simulate the effects of using different ODT settings and determine which settings would work best for this DDR2 design before committing to a specific board layout or creating a prototype.

With the 150 Ohm ODT settings, Figure 3 shows significant signal degrada-




Figure 3 – The results of a received signal at the first DIMM in eye diagram form. Here, ODT settings of 150 Ohms are being used at both DIMM modules during a write operation. The results show there is an eye opening of approximately 450 ps outside of the VinAC switching thresholds.




Figure 4 – This waveform shows a significant improvement in the eye aperture with a new ODT setting. Here, the ODT setting is 150 Ohms at the first DIMM and 75 Ohms at the second DIMM. The signal is valid for 1.064 ns with the new settings, which is an increase of 614 ps from the previous ODT settings.

tion at the receiver, resulting in eye closure. The eye shows what the signal looks like for all bit transitions of a pseudo-random (PRBS) bitstream, which resembles the data that you might see in a DDR2 write transaction. Making some simple measurements of the eye where it is valid outside the VinhAC and VinIAC thresholds, you can see that there is roughly a 450 ps window of valid signal at the first DIMM module.

It is appropriate to try to improve this eye aperture (opening) at the first DIMM if possible, and changing the ODT setting is one of the options available for this. To improve the signal quality at the first DIMM, you must change the ODT value at the second DIMM. Setting the ODT at the second DIMM to 75 Ohms and rerunning the simulation, Figure 4 shows more than a 100 percent increase in the eye aperture at the first DIMM, resulting in a 1.06 ns eye opening. As you can see, being able to dynamically change ODT is a powerful capability to improve signal quality on the DDR2 interface.

With respect to a DDR interface, ODT allows you to remove the source termination, normally placed at the memory controller, from the board. In addition, the pull-up termination to VTT at the end of the data bus is no longer necessary. This reduces component cost and significantly improves the layout of the board. By removing these terminations, you may be able to reduce layer count and remove unwanted vias on the signals used for layer transitions at the terminations.

### **Signal Slew Rate Derating**

A challenging aspect of any DDR2 design is meeting the setup and hold time requirements of the receivers. This is especially true for the address bus, which tends to have significantly heavier loading conditions than the data bus, resulting in fairly slow edge rates. These slower edge rates can consume a fairly large portion of your timing budget, preventing you from meeting your setup and hold time requirements.

To enable you to meet the setup and hold requirements on address and data

buses, DDR2's developers implemented a fairly advanced and relatively new timing concept to improve timing on the interface: "signal slew rate derating." Slew rate derating provides you with a more accurate picture of system-level timing on the DDR2 interface by taking into account the basic physics of the transistors at the receiver.

For DDR2, when any memory vendor defines the setup and hold times for their component, they use an input signal that has a 1.0V/ns input slew rate. What if the signals in your design have faster or slower slew rates than 1.0V/ns? Does it make sense to still meet that same setup and hold requirement defined at 1.0V/ns? Not really. This disparity drove the need for slew rate derating on the signals specific to your design.

To clearly understand slew rate derating, let's consider how a transistor works. It takes a certain amount of charge to build up at the gate of the transistor before it switches high or low. Consider the 1.0V/ns slew rate input waveform between the switching region, Vref to Vin(h/l)AC, used to define the setup and hold times. You can define a charge area under this 1.0V/ns curve that would be equivalent to the charge it takes to cause the transistor to switch. If you have a signal that has a slew rate faster than 1.0V/ns, say 2.0V/ns, it transitions through the switching region much faster and effectively improves your timing margin. You've added some amount of timing margin into your system, but that was with the assumption of using the stan-




Figure 5 – A 1V/ns signal has a defined charge area under the signal between Vref and VinhAC. A 2V/ns signal would require a + Δt change in time to achieve the same charge area as the 1V/ns signal. A 0.5V/ns signal would require a - Δt change in time to achieve the same charge area as the 1V/ns signal. This change in time provides a clearer picture of the timing requirements needed for the receiver to switch.

dard setup and hold times defined at 1.0V/ns. In reality, you haven't allowed enough time for the transistor to reach the charge potential necessary to switch, so there is some uncertainty that is not being accounted for in your system timing budget. To guarantee that your receiver has enough charge built up to switch, you have to allow more time to pass so that sufficient charge can accumulate at the gate.

Once the signal has reached a charge area equivalent to the 1.0V/ns curve between the switching regions, you can safely say that you have a valid received signal. You must now look at the time difference between reaching the VinAC switching threshold and the amount of time it took for the 2.0V/ns to reach an equivalent charge area, and then add that time difference into your timing budget, as shown in Figure 5.

Conversely, if you consider a much slower slew rate, such as 0.1V/ns, it would take a very long time to reach the switching threshold. You may never meet the setup and hold requirements in your timing budget with that slow of a slew rate through the transition region. This could cause you to overly constrain the design of your system, or potentially limit the configuration and operating speed that you can reliably support. But again, if you consider the charge potential at the gate with this slow slew rate, you would be able to subtract some time out of your budget (as much as 1.42 ns under certain conditions) because the signal reached an equivalent charge area earlier than when it crossed the VinAC threshold.

To assist you in meeting these timing goals, the memory vendors took this slew rate information into account and have constructed a derating table included in the DDR2 JEDEC specification (JESD79-2B on *www.jedec.com*). By using signal derating, you are now considering how the transistors at the receiver respond to charge building at their gates in your timing budgets. Although this adds a level of complexity to your analysis, it gives you more flexibility in meeting your timing goals, while also providing you with higher visibility into the actual timing of your system.

### **Determining Slew Rate**

To properly use the derating tables, it is important to know how to measure the slew rate on a signal. Let's look at an example of a slew rate measurement for the rising edge of a signal under a setup condition. The first step in performing signal derating is to find a nominal slew rate of the signal in the transition region between the Vref and Vin(h/l)AC threshold. That nominal slew rate line is defined in the JEDEC specification as the points of the received waveform and Vref and VinhAC for a rising edge, as shown in Figure 6.

It would be a daunting task to manually measure each one of your signal edges to determine a nominal slew rate for use in the derating tables toward derating each signal. To assist with this process, HyperLynx simulation software includes built-in measurement capabilities designed specifically for DDR2 slew rate measurements. This can reduce your development cycle and take the guesswork out of trying to perform signal derating. The HyperLynx oscilloscope will automatically measure each of the edge transitions on the received waveform, reporting back the minimum and maximum slew rate values, which can then be used in the JEDEC derating tables. The scope also displays the nominal slew rate for each edge transition, providing confidence that the correct measurements are being made (see Figure 7).

The nominal slew rate is acceptable for use in the derating tables as long as the




Figure 6 – The waveform illustrates how a nominal slew rate is defined for a signal when performing a derating in a setup condition. The waveform is taken from the DDR2 JEDEC specification (JESD79-2B).




Figure 7 – The HyperLynx oscilloscope shows an automated measurement of the nominal slew rate for every edge in an eye diagram with the DDR2 slew rate derating feature. The measurement provides the minimum and maximum slew rates that can then be used in the DDR2 derating tables in the JEDEC specification.




Figure 8 – This waveform, taken from the DDR2 JEDEC specification, shows how a tangent line must be found if any of the signal crosses the nominal slew rate line. The slew rate of this tangent line would then be used in the DDR2 derating tables.

received signal meets the condition of always being above (for the rising edge) or below (for the falling edge) the nominal slew rate line for a setup condition. If the signal does not have clean edges – possibly having some non-monotonicity or "shelf"-type effect that crosses the nominal slew rate line – you must define a new slew rate. This new slew rate is a tangent line on the received waveform that intersects with VinhAC and the received waveform, as shown in Figure 8. The slew rate of this new tangent line now becomes your slew rate for signal derating.

You can see in the example that if there is an aberration on the signal edge that would require you to find this new tangent line slew rate, HyperLynx automatically performs this check for you. If necessary, the oscilloscope creates the tangent line, which becomes part of the minimum and maximum slew rate results. As Figure 9 shows, the HyperLynx oscilloscope also displays all of the tangent lines, making it easier to identify whether this condition is occurring.

For a hold condition, you perform a slightly different measurement for the slew rate. Instead of measuring from Vref to the VinAC threshold, you measure from VinDC to Vref to determine the nominal slew rate (shown in Figure 10). The same conditions regarding the nominal slew rate line and the inspection of the signal to determine the necessity for a tangent line for a new slew rate hold true here as well.

### Conclusion

With the new addition of ODT, you've seen how dynamic on-chip termination can vastly improve signal quality. Performing signal derating per the DDR2 SDRAM specification has also shown that you can add as much as 1.42 ns back into your timing budget, giving you more flexibility in your PCB design and providing you with a better understanding of system timing.

Equipped with the right tools and an understanding of underlying technology, you will be able to move your designs from DDR to DDR2 in a reasonably pain-free process – realizing the added performance benefits and component-count reductions promised by DDR2.




Figure 9 – The HyperLynx oscilloscope shows how the tangent line is automatically determined for you in the DDR2 slew rate derating feature. The slew rate lines in the display indicate that they are tangent lines because they no longer intersect with the received signal and Vref intersection. The oscilloscope determines the slew rate of these new tangent lines for you and reports the minimum and maximum slew rates to be used in the derating tables.




Figure 10 – The oscilloscope shows how a derating for a hold condition is being performed on the received signal. The DC thresholds are used in place of the AC switching thresholds, which are noted in the DDR2 derating dialog.

## IS YOUR CURRENT FPGA DESIGN SOLUTION HOLDING YOU BACK?



FPGA Design Ever feel tied down because your tools didn't support the FPGAs you needed? Ever spend your weekend learning yet another design tool? Maybe it's time you switch to a truly vendor independent FPGA design flow. One that enables you to create the best designs in any FPGA. Mentor's full-featured solution combines design creation, verification, and synthesis into a vendor-neutral, front-to-back FPGA design environment. Only Mentor can offer a comprehensive flow that improves productivity, reduces cost and allows for complete flexibility, enabling you to always choose the right technology for your design. To learn more go to mentor.com/techpapers or call us at 800.547.3000.

DESIGN FOR MANUFACTURING + INTEGRATED SYSTEM DESIGN ELECTRONIC SYSTEM LEVEL DESIGN + FUNCTIONAL VERIFICATION



## FREE on-line training with Demos On Demand



A series of compelling, highly technical product demonstrations, presented by Xilinx experts, is now available on-line. These comprehensive videos provide excellent, step-by-step tutorials and quick refreshers on a wide array of key topics. The videos are segmented into short chapters to respect your time and make for easy viewing.

## Ready for viewing, anytime you are

Offering live demonstrations of powerful tools, the videos enable you to achieve complex design requirements *and* save time. A complete on-line archive is easily accessible at your fingertips. Also, a *free* DVD containing all the video demos is available at **www.xilinx.com/dod**. Order yours today!





## <u>PERFORMANC</u>E



## Tired of spinning in circles to meet timing on your FPGA designs?

Synplicity's **Synplify**<sup>®</sup> **Premier** solution solves FPGA timing closure through a unique graph-based physical synthesis technology providing highly accurate correlation to final timing and 5 to 20% better performance in a single-pass flow.



For more information on the Synplify Premier product and how it can help you quickly reach aggressive timing goals for your FPGAs, visit: www.synplicity.com/products





**Simply Better Results** 

Copyright © 2005 Synplicity, Inc. All rights reserved. Synplicity, the Synplicity logo, "Simply Better Results", and Synplify are registered trademarks of Synplicity, Inc.

## Implementing High-Performance Memory Interfaces with Virtex-4 FPGAs

You can center-align clock-to-read data at "run time" with ChipSync technology.

by Adrian Cosoroaba Marketing Manager Xilinx, Inc. adrian.cosoroaba@xilinx.com

As designers of high-performance systems labor to achieve higher bandwidth while meeting critical timing margins, one consistently vexing performance bottleneck is the memory interface. Whether you are designing for an ASIC, ASSP, or FPGA, capturing source-synchronous read data at transfer rates exceeding 500 Mbps may well be the toughest challenge.

## Source-Synchronous Memory Interfaces

Double-data rate (DDR) SDRAM and quad-data-rate (QDR) SRAM memories utilize source-synchronous interfaces through which the data and clock (or strobe) are sent from the transmitter to the receiver. The clock is used within the receiver interface to latch the data. This eliminates interface control issues such as the time of signal flight between the memory and the FPGA, but raises new challenges that you must address. One of these issues is how to meet the various read data capture requirements to implement a high-speed source-synchronous interface. For instance, the receiver must ensure that the clock or strobe is routed to all data loads while meeting the required input setup and hold timing. But source-synchronous devices often limit the loading of the forwarded clock. Also, as the data-valid window becomes smaller at higher frequencies, it becomes more important (and simultaneously more challenging) to align the received clock with the center of the data.

### **Traditional Read Data Capture Method**

Source-synchronous clocking requirements are typically more difficult to meet when reading from memory compared with writing to memory. This is because the DDR and DDR2 SDRAM devices send the data edge aligned with a non-continuous strobe signal instead of a continuous clock. For low-frequency interfaces up to 100 MHz, DCM phase-shifted outputs can be used to capture read data.

Capturing read data becomes more challenging at higher frequencies. Read data can be captured into configurable logic blocks (CLBs) using the memory read strobe, but the strobe must first be delayed so that its edge coincides with the center of the data valid window. Finding the correct phase-shift value is further complicated by process, voltage, and temperature (PVT) variations. The delayed strobe must also be routed onto lowskew FPGA clock resources to maintain the accuracy of the delay.

The traditional method used by FPGA, ASIC, and ASSP controller-based designs employs a phase-locked loop (PLL) or delaylocked loop (DLL) circuit that guarantees a fixed phase shift or delay between the source clock and the clock used for capturing data (Figure 1). You can insert this phase shift to accommodate estimated process, voltage, and temperature variations. The obvious drawback with this method is that it fixes the delay to a single value predetermined during the design phase. Thus, hard-to-predict variations within the system itself caused by different routing to different memory devices, variations between FPGA or ASIC devices, and ambient system conditions (voltage, temperature) – can easily create skew whereby the predetermined phase shift is ineffectual.

These techniques have allowed FPGA designers to implement DDR SDRAM memory interfaces. But very high-speed 267

also cause data and address timing problems at the input to the RAM and the FPGA's I/O blocks (IOB) flip-flop. Furthermore, as a bidirectional and non-free-running signal, the data strobe has an increased jitter component, unlike the clock signal.




Figure 1 – Traditional fixed-delay read data capture method




Figure 2 – Clock-to-data centering using ChipSync tap delays

MHz DDR2 SDRAM and 300 MHz QDR II SRAM interfaces demand much tighter control over the clock or strobe delay.

System timing issues associated with setup (leading edge) and hold (trailing edge) uncertainties further minimize the valid window available for reliable read data capture. For example, 267 MHz (533 Mbps) DDR2 read interface timings require FPGA clock alignment within a .33 ns window.

Other issues also demand your attention, including chip-to-chip signal integrity, simultaneous switching constraints, and board layout constraints. Pulse-width distortion and jitter on clock or data strobe signals

## Clock-to-Data Centering Built into Every I/O

Xilinx<sup>®</sup> Virtex<sup>TM</sup>-4 FPGAs with dedicated delay and clocking resources in the I/O blocks – called ChipSync<sup>TM</sup> technology – answer these challenges. These devices make memory interface design significantly easier and free up the FPGA fabric for other purposes. Moreover, Xilinx offers a reference design for memory interface solutions that center-aligns the clock to the read data at "run time" upon system initialization. This proven methodology ensures optimum performance, reduces engineering costs, and increases design reliability.

## ChipSync features are built into every I/O. This capability provides additional flexibility if you are looking to alleviate board layout constraints and improve signal integrity.

ChipSync technology enables clock-todata centering without consuming CLB resources. Designers can use the memory read strobe purely to determine the phase relationship between the FPGA's own DCM clock output and the read data. The read data is then delayed to center-align the determine the phase relationship between the FPGA clock and the read data received at the FPGA. This is done using the memory read strobe. Based on this phase relationship, the next step is to delay read data to center it with respect to the FPGA clock. The delayed read data is then captured




Figure 3 – Clock-to-data centering at "run time"

FPGA clock in the read data window for data capture. In the Virtex-4 FPGA architecture, the ChipSync I/O block includes a precision delay block known as IDELAY that can be used to generate the tap delays necessary to align the FPGA clock to the center of the read data (Figure 2).

Memory read strobe edge-detection logic uses this precision delay to detect the edges of the memory read strobe from which the pulse center can be calculated in terms of the number of delay taps counted between the first and second edges. Delaying the data by this number of taps aligns the center of the data window with the edge of the FPGA DCM output. The tap delays generated by this precision delay block allow alignment of the data and clock to within 75 ps resolution.

The first step in this technique is to

directly in input DDR flip-flops in the FPGA clock domain.

The phase detection is performed at run time by issuing dummy read commands after memory initialization. This is done to receive an uninterrupted strobe from the memory (Figure 3).

The goal is to detect two edges or transitions of the memory read strobe in the FPGA clock domain. To do this, you must input the strobe to the 64-tap IDELAY block that has a resolution of 75 ps. Then, starting at the 0-tap setting, IDELAY is incremented one tap at a time until it detects the first transition in the FPGA clock domain. After recording the number of taps it took to detect the first edge (first-edge taps), the state machine logic continues incrementing the taps one tap at a time until it detects the second transition (second-edge taps) in the FPGA clock domain.

Having determined the values for firstedge taps and second-edge taps, the state machine logic can compute the required data delay. The pulse center is computed with these recorded values as (second-edge taps – first-edge taps)/2. The required data delay is the sum of the first-edge taps and the pulse center. Using this delay value, the data-valid window is centered with respect to the FPGA clock.

ChipSync features are built into every I/O. This capability provides additional flexibility if you are looking to alleviate board layout constraints and improve signal integrity.

Each I/O also has input DDR flipflops required for read data capture either in the delayed memory read strobe domain or in the system (FPGA) clock domain. With these modes you can achieve higher design performance by avoiding half-clock-cycle data paths in the FPGA fabric.

Instead of capturing the data into a CLB-configured FIFO, the architecture provides dedicated 500 MHz block RAM with built-in FIFO functionality. These enable a reduction in design size, while leaving the CLB resources free for other functions.

## **Clock-to-Data Phase Alignment for Writes**

Although the read operations are the most challenging part of memory interface design, the same level of precision is required in write interface implementation. During a write to the external memory device, the clock/strobe must be transmitted center-aligned with respect to data. In the Virtex-4 FPGA I/O, the clock/strobe is generated using the output DDR registers clocked by a DCM clock output (CLK0) on the global clock network. The write data is transmitted using the output DDR registers clocked by a DCM clock output that is phase-offset 90 degrees (CLK270) with respect to the clock used to generate clock/strobe. This phase shift meets the memory vendor specification of centering the clock/strobe in the data window.

Another innovative feature of the output DDR registers is the SAME\_EDGE mode of operation. In this mode, a third register clocked by a rising edge is placed on the input of the falling-edge register. Using this mode, both rising-edge and falling-edge data can be presented to the output DDR registers on the same clock edge (CLK270), thereby allowing higher DDR performance with minimal register-to-register delay.

## **Signal Integrity Challenge**

One challenge that all chip-to-chip, highspeed interfaces need to overcome is signal integrity. Having control of cross-talk, ground bounce, ringing, noise margins, impedance matching, and decoupling is now critical to any successful design.

The Xilinx column-based ASMBL architecture enables I/O, clock, and power and ground pins to be located anywhere on the silicon chip, not just along the periphery. This architecture alleviates the problems associated with I/O and array dependency, power and ground distribution, and hard-IP scaling. Special FPGA packaging technology known as SparseChevron enables distribution of power and ground pins evenly across the package. The benefit to board designers is improved signal integrity.

The pin-out diagram in Figure 4 shows how Virtex-4 FPGAs compare with a competing Altera Stratix-II device that has many regions devoid of returns.

The SparseChevron layout is a major reason why Virtex-4 FPGAs exhibit unmatched simultaneous switching output (SSO) performance. As demonstrated by signal integrity expert Howard Johnson, Ph.D., these domain-optimized FPGA devices have seven times less SSO noise and crosstalk when compared to alternative FPGA devices (Figure 5).

Meeting I/O placement requirements and enabling better routing on a board requires unrestricted I/O placements for




Figure 4 – Pin-out comparison between Virtex-4 and Stratix-II FPGAs




Figure 5 – Signal integrity comparison using the accumulated test pattern

an FPGA design. Unlike competing solutions that restrict I/O placements to the top and bottom banks of the FPGA and functionally designate I/Os with respect to address, data and clock, Virtex-4 FPGAs provide unrestricted I/O bank placements.

Finally, Virtex-4 devices offer a differential DCM clock output that delivers the extremely low jitter performance necessary for very small data-valid windows and diminishing timing margins, ensuring a robust memory interface design.

These built-in silicon features enable high-performance synchronous interfaces for both memory and data communications in single or differential mode. The ChipSync technology enables data rates greater than 1 Gbps for differential I/O and more than 600 Mbps for single-ended I/O.

## Conclusion

As with most FPGA designs, having the right silicon features solves only part of the challenge. Xilinx also provides complete memory interface reference designs that are hardware-verified and highly customizable. The Memory Interface Generator, a free tool offered by Xilinx, can generate all of the FPGA design files (.rtl, .ucf) required for a memory interface through an interactive GUI and a library of hardware-verified designs.

For more information, visit *www. xilinx.com/memory.* 

## SIGNAL INTEGRITY

## Xilinx Low-Noise FPGAs Meet SI Challenges

Unique chip package and I/Os accelerate system development

he good news is plentiful. Advances in silicon technology are enabling higher system performance to satisfy the requirements of networking, wireless, video, and other demanding applications. At the same time, an abundance of I/O pins with faster data edge-rates enables higher interface speeds.

However, every advance creates new design challenges. Wide buses with hundreds of simultaneously switching outputs (SSOs) create crosstalk. The undesirable effects of this electrical noise include jitter that threatens the stability of high-bandwidth interfaces. Sharp edge-rates further exacerbate noise problems.


<sup>66</sup> High signal integrity demands a low-noise chip. >>



**Howard Johnson** The world's foremost authority on signal integrity

## **Essential noise** control

To address these issues, careful printed circuitboard (PCB) design and layout are critical for controlling system-level noise and crosstalk. Another important consideration is the electrical characteristics of the components mounted on the PCB. With its Virtex<sup>TM</sup>-4 FPGAs, Xilinx, Inc., uses special



474 mVp-p nearest competitor) 68 mVp-p (Xilinx)

Design Example: 1.5 volt LVCMOS 4mA, I/O, 100 aggressors shown

### cantly improve signal-integrity not only at the chip level, but also at the system-level.

"Xilinx preempts signal-integrity issues at the chip level," says Xilinx Senior Director of Systems and Applications Engineering Andy DeBaets. "This reduces board development and debug effort, and may even make the difference between a successful and scrapped board design."

In high-speed systems, a significant source of crosstalk is inductive coupling within the PCB via field under the BGA package. In systems with sub-optimal design, noise from simultaneously switching outputs can reach levels that severely degrade performance. In extreme cases, this noise can even lead to system failure. A properly designed BGA package minimizes inductive coupling between I/Os by placing a power/ground pin pair next to every signal pin.

"Xilinx's innovative SparseChevron<sup>TM</sup> package design minimizes crosstalk problems that can degrade system performance. This is particularly important for wide, high-speed DDR2 SDRAM or QDR II SRAM memory designs," DeBaets says.

## Seven times less crosstalk

Analysis by independent signal-integrity expert Dr. Howard Johnson verifies the ability of SparseChevron technology to control SSO noise/crosstalk at the chip level. "High signal integrity demands a low-noise chip" states Johnson. "Compared to competing 90nm FPGAs, the Virtex-4 FPGAs in SparseChevron packaging demonstrate seven times less SSO noise," Johnson stresses

Xilinx Virtex-4 devices include several other features to help designers improve system-level signal integrity prior to board layout. Programmable edge rates and drive strength minimize noise while meeting other design objectives. Xilinx Digitally Controlled Impedance (DCI) technology enables designers to implement on-chip line termination for single-ended and differential I/Os. By eliminating the need for external termination resistors, DCI technology enables designers to minimize system component count and significantly simplify board layout and manufacturing.

To learn more about how Virtex-4 FPGAs can help control noise in your system, visit www.xilinx.com/virtex4.



## FPGA-Based Solutions for Storage-Area Networks

Xilinx FPGAs provide a solid foundation for value-add software.

by Sriram R. Chelluri Marketing Manager Xilinx, Inc. sriram.chelluri@xilinx.com

Bryce Mackin Manager, Vertical Marketing Storage & Servers Xilinx, Inc. bryce.mackin@xilinx.com

David Gamba Senior Marketing Manager, Vertical Marketing & Partnerships Xilinx, Inc. david.gamba@xilinx.com

FPGAs have played a critical role in the development of emerging technologies for SAN infrastructure products such as hubs, switches, RAID arrays, and storage appliances. In these products, FPGAs have been used in data compression, encryption, protocol translation, RAID striping, and virtualization.

In today's SAN market, a company's main value-add is in the software. Most emerging and established companies turn to software instead of hardware to give them cost and feature advantages. FPGAs allow companies to keep their intellectual valueadd in software and still offer the hardware benefits of increased performance and scalability to meet requirements for current data-center products. An FPGA-based design allows you to create value-add in software that enables using license keys for adding product features and functionality – without having to rip and replace products to support additional functionality. Other benefits of FPGA-based product designs are reduced time to market, field upgradability to support enhanced protocols, and configurable scalability to meet various protocol and performance requirements often encountered by product manufacturers. FPGAs also offer a lower total cost of development (TCD) in the long meeting the performance and scalability requirements of applications has become a challenge – and no vendor wants to be the performance bottleneck in a storage infrastructure. Therefore, product designers use FPGAs as the "glue" chip in interconnecting encryption ASICs that provide standard algorithms and key management can be at the file level (as in a network attached storage [NAS] box) or at the block level (as in IBM's SAN Volume Controller [SVC]). These classes of devices provide storage services such as management of available disks, data mirroring, and replication.

To achieve performance and scalability requirements, vendors often use FPGAs to




Figure 1 – FPGA-based security appliance

term, providing a flexible design option as product requirements change to meet business requirements. Compared to ASIC- or CPU-based designs that might be "too little too late," FPGAs allow you to add functionality to meet ever-changing market demands.

User demand for features and functionality in storage products has outpaced any CPU- or ASIC-based solutions that are bound by performance and scalability limitations. In this article, we'll explore some design solutions based on Xilinx® FPGAs for a subset of SAN ecosystem products found in typical data centers, such as security appliances, storage virtualization devices, and multi-protocol switches.

## **Data Security Solutions**

Securing data in transit from the fabric to the disk is of critical importance for enterprise IT managers. System designers are coming up with new products for securing data at the server level, at the core of the fabric (like a switch), at storage/tape devices, or as an appliance that can be placed in the data path and integrated into the current infrastructure.

Keeping enterprise data secure and

functionality for performing the wire-speed packet inspection and processing required for application up-time.

Figure 1 shows how a security appliance can use a combination of FPGAs and offthe-shelf standard algorithm encryption chips to protect data at wire speed. Additional value-add features such as custom encryption, threat monitoring, and virus checking can be added in the FPGAs and enabled as licensed features without having to rip and replace product designs to enable these new features.

## **Storage Virtualization**

Fibre Channel switching architectures allowed companies to scale servers and storage independently. Server and storage virtualization is the next evolution of the data center. A number of vendors offer server virtualization based on the highspeed InfiniBand protocol. Server virtualization allows IT administrators to allocate compute time to applications based on available resources.

Similarly, by virtualizing storage in a data center, system administrators can allocate storage based on performance, cost, and application policies. Storage virtualization provide the necessary hardware acceleration and meet the latency requirements of the SCSI/iSCSI protocol. Some of the FPGAbased hardware assistance functions implemented in storage virtualization products are:

- TCP offload
- Packet classification
- Ethernet: TCP or UDP
- Fibre Channel
- InfiniBand
- Traffic manager for queuing and scheduling
- Cyclic redundancy check (CRC) processing
- · Protocol rate matching
- High-speed interconnect

Figure 2 shows how FPGAs fit into the design of a storage virtualization product.

FPGAs are primarily considered to be the glue chip in product design, providing hardware assistance for compute- or I/Ointensive applications. Additional functionalities such as packet classification and TCP offload can be added to FPGAs that have powerfully built CPU cores.




Figure 2 – FPGA-based storage virtualization product

## Benefits

As costs continuously decrease for raw disk storage, vendors are looking to software services to provide value-add features such as volume management, mirroring, and replication services. To meet the performance and scalability requirements and yet keep costs down, you can use FPGAs to provide an opportunity to maintain margins in software without having to develop ASICs or add additional CPUs to meet application requirements.

## **Multi-Protocol Switch**

Over the years, Ethernet and Fibre Channel switches have increased in port density, performance, and scalability. Enterprise customers are looking to multiprotocol switches to provide Ethernet, Fibre Channel, and gateway functionality. Some vendors already ship multi-protocol switches with dedicated or selectable Fibre Channel and Ethernet ports for SANs. As the media interconnect, link speeds, and protocol functionality become common across protocols, FPGAs with CPU cores can accommodate flexible design. Figure 3 shows how modern FPGAs can be used to support a variety of functions, including:

- Multi-protocol packet processing
- Protocol conversion
- Multicast and broadcast
- Routing
- Block and file search
- Buffer management

Besides OSI layer 2-5 functionality, features that provide a competitive edge – encryption, mirroring and replication, fast lookup algorithms, XML processing, and anti-virus scanning – can all be built into the product and enabled by software license keys, without having to build ASICs or undertake complicated board designs.



Established companies and venture-funded startups see software services for enterprise SAN products as the key enabler to valuations and margins. Solutions that require deep data inspection, such as security and storage appliances, firewalls, XML processors, and webload balancers are an ideal choice for FPGAs or FPGA-based co-processing solutions.

In order to "beat the cost" out of the product, systems-level designers are looking to FPGAs instead of ASICs or general CPUs as the enabling technology to help them meet performance and scalability requirements, while at the same time keeping TCD within budget.

For additional information, visit *www. xilinx.com/products/silicon\_solutions/fpgas/ easypath/index.htm.* •





Figure 3 – FPGA-based multi-protocol switches

## Generating Efficient Board Support Packages krister Koleres Kinager of Software IP Kinager of Software IP Kinager of Software IP Kinager of Software IP

The Xilinx Platform Studio toolset enables quick and easy BSP generation for Virtex FPGAs with immersed PowerPC processors.



Milan Saini Technical Marketing Manager Xilinx, Inc. milan.saini@xilinx.com

Platform FPGAs with embedded processors offer you unprecedented levels of flexibility, integration, and performance. It is now possible to develop extremely sophisticated and highly customized embedded systems inside a single programmable logic device.

With silicon capabilities advancing, the challenge centers on keeping design methods efficient and productive. In embedded systems development, one of the key activities is the development of the board support package (BSP). The BSP allows an embedded software application to successfully initialize and communicate with the hardware resources connected to the processor. Typical BSP components include boot code, device driver code, and initialization code.

Creating a BSP can be a lengthy and tedious process that must be incurred every time the microprocessor complex (processor plus associated peripherals) changes. With FPGAs, fast design iterations combined with the inherent flexibility of the platform can make the task of managing the BSP even more challenging (Figure 1). This situation clearly underscores the need for and importance of providing an efficient process for managing BSPs.

In this article, we'll describe an innovative solution from Xilinx that simplifies the creation and management of RTOS BSPs. We chose the WindRiver VxWorks flow to illustrate the concept; however, the underlying technology is generic and equally applicable to all other OS solutions that support Xilinx® processors.




Figure 1 – Platform FPGA flexibility requires the software BSP generation process to be efficient.

## Xilinx Design Flow and Software BSP Generation

Designing for a Xilinx processor involves a hardware platform assembly flow and an embedded software development flow. Both of these flows are managed within the Xilinx Platform Studio (XPS) tool, which is part of the Xilinx Embedded Development Kit (EDK).

You would typically begin a design by assembling and configuring the processor and its connected components in XPS. Once the hardware platform has been defined, you can then configure the software parameters of the system. A key feature of Platform Studio is its ability to produce a BSP that is customized based on your selection and configuration of processor, peripherals, and embedded OS. As the system evolves through iterative changes to the hardware design, the BSP evolves with the platform.

An automatically generated BSP enables embedded system designers to:

- Automatically create a BSP that completely matches the hardware design
- Eliminate BSP design bugs by using pre-certified components
- Increase designer productivity by jump-starting application software development

## **Creating BSPs for WindRiver VxWorks**

Platform Studio can generate a customized Tornado 2.0.x (VxWorks 5.4) or Tornado 2.2.x (VxWorks 5.5) BSP for the PowerPC<sup>TM</sup> 405 processor and its periph-

hephand .	100.00	(Induces	Street .		-			1.0
artell .	101	and a second	44.44		1.00.4			
A. 100	140.0		ulture .		10.0			
Marchine State	1.00+	lat -	ruman.		184			
direct some	line.	ablat	dilat .		140.0			
an partie	1989	CONC. MINT	warded		imb -			
an annes	1304	Alleria			11964			
4.499	18.0 -	Stand MC	and the second s		1.001			
46.00	1.11.4	014_34a4_3PLG	44		1.89.4	-		
an province	1.00.4	interes a	west .		1.16.4	100		
an or	1.0.4	101.000	100		1.04			
all, install	1.08.8	ball ( Jacobia)	0.000		1.00.0			
40.2040.2.240	1.00.0	18.3+41.0.348.3	lease .		1.18.4			
allock hole	184.	(within	labbe		1.88.4			
10.00	1.00	148.661.0	-	. +	11.98.2			1.4
inter Incoments		and the	famile and in		( larma			
in libras			Wine them	-	114		2010-040	-
104	120.0	-	au 404.0		1.00		- Lana	
1840	1.00.0	2			1000	-		
100	51464	- 3			and the second		- 1 C	
1000	1.00.0	-			Constant of		11	
	1000				24			

Figure 2 – Setting the embedded OS selection




Figure 3 – Configuring the OS-specific parameters

Qmi + 0 - 3 .73			
10100 D1 188-07 peerson 4000 4000 4000 00000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 4000000 40000000 400000000	6 0. A r. grand	des_bak_it des_ba	

Figure 4 – Generated BSP directory structure

erals in Xilinx Virtex<sup>TM</sup>-II Pro and Virtex-4 FPGAs. The generated BSP contains all of the necessary support software for a system, including boot code, device drivers, and VxWorks initialization.

Once a hardware system with the PowerPC 405 processor is defined in Platform Studio, you need only follow these three steps to generate a BSP for VxWorks:

- 1. Use the Software Settings dialog box (see Figure 2) to select the OS you plan to use for the system. Platform Studio users can select vxworks5\_4 or vxworks5\_5 as their target operating system.
- 2. Once you have selected the OS, you can go to the Library/OS Parameters tab, as shown in Figure 3, to tailor the Tornado BSP to the custom hardware. You have the option of selecting any UART device in the system as the standard I/O device (stdin and stdout). This results in the device being used as the VxWorks console device.

You can also choose which peripherals are connected peripherals, or which devices will be tightly integrated into the VxWorks OS. For example, the Xilinx 10/100 Ethernet MAC can be integrated into the VxWorks Enhanced Network Driver (END) interface. Alternately, the Ethernet device need not be connected to the END interface and can instead be accessed directly from the VxWorks application.

3. Generate the Tornado BSP by selecting the Tools > Generate Libraries and BSP menu option. The resulting BSP resembles a traditional Tornado BSP and is located in the Platform Studio project directory under ppc405\_0/bsp\_ppc405\_0 (see Figure 4).

Note that ppc405\_0 refers to the instance name of the PowerPC 405 processor in the hardware design. Platform Studio users can specify a different instance name, in which case the sub-directory names for the BSP will match the processor instance name.

The Tornado BSP is completely selfcontained and transportable to other directory locations, such as the standard Tornado installation directory for BSPs at target/config.

## **Customized BSP Details**

The XPS-generated BSP for VxWorks resembles most other Tornado BSPs except for the placement of Xilinx device driver code. Off-the-shelf device driver code distributed with Tornado typically resides in the target/src/drv directory in the Tornado distribution directory. Device driver code for a BSP that is automatically generated by Platform Studio resides in the BSP directory itself.




Figure 5 – Tornado 2.x Project: VxWorks tab

This minor deviation is due to the dynamic nature of FPGA-based embedded systems. Because an FPGA-based embedded system can be reprogrammed with new or changed IP, the device driver configuration can change, calling for a more dynamic placement of device driver source files. The directory tree for the automatically generated BSP is shown in Figure 4. The Xilinx device drivers are placed in the ppc405\_0\_drv\_csp/xsrc subdirectory of the BSP.

## The Tornado BSP created by Platform Studio has a makefile that you can modify at the command line if you would rather use the diab compiler instead of the gnu compiler.

Xilinx device drivers are implemented in C and are distributed among several source files, unlike traditional VxWorks drivers, which typically consist of single C header and implementation files. In addition, there is an OS-independent implementation and an optional OS-dependent implementation for device drivers.

The OS-independent part of the driver is designed for use with any OS or any processor. It provides an application program interface (API) that abstracts the func-

(d Spec	default	2
	tormad0.Filt2           InhSymac           Ippe405_0_div_common_v1_00_ac           Ippe405_0_div_cpu_ppe405_v1_00_ac           Ippe405_0_div_cpu_ppe405_v1_00_ac           Ippe405_0_div_cma_v1_00_ac           Ippe405_0_div_cma_v1_00_ac           Ippe405_0_div_cma_v1_00_ac           Ippe405_0_div_emac_v1_00_ac           Ippe405_0_div_emac_v1_00_ac           Ippe405_0_div_init_v1_00_ac           Ippe405_0_div_init_v1_00_ac           Ippe405_0_div_packet_No_v2_00_ac           Ippe405_0_div_packet_N0_00_ac           Ippe405_0_div_packet_N0_00_ac           Ippe405_0_div_packet_N0_00_ac           Ippe405_0_div_packet_N0_00_ac           Ippe405_0_div_packet_N0_00_ac           Ippe105_0_div_packet_N0_00_ac      <	~
	i malba i mulba	

Figure 6 – Tornado 2.x Project: Files tab

tionality of the underlying hardware. The OS-dependent part of the driver adapts the driver for use with an OS such as VxWorks. Examples are Serial IO drivers for serial ports and END drivers for Ethernet controllers. Only drivers that can be tightly integrated into a standard OS interface require an OS-dependent driver.

Xilinx driver source files are included in the build of a VxWorks image in the same way that other BSP files are included in the build. For every driver, a file exists named ppc405\_0\_drv\_<driver\_version>.c in the BSP directory. This file includes the driver source files (\*.c) for the given device and is automatically compiled by the BSP makefile.

This process is analogous to how VxWorks' sysLib.c includes source for Wind River-supplied drivers. The reason why Xilinx driver files are not simply included in sysLib.c like the rest of the drivers is because of namespace conflicts and maintainability issues. If all Xilinx driver files are part of a single compilation unit, static functions and data are no longer private. This places restrictions on the device drivers and would negate their OS independence.

## Integration with the Tornado IDE

The automatically generated BSP is integrated into the Tornado IDE (Project Facility). The BSP is compilable from the command line using the Tornado make tools or from the Tornado Project. Once the BSP is generated, you can simply type make vxWorks from the command line to compile a bootable RAM image. This assumes that the Tornado environment has been previously set up, which you can do through the command line using the host/x86-win32/bin/torVars.bat script (on a Windows platform). If you are using the Tornado Project facility, you can create a project based on the newly generated BSP, then use the build environment provided through the IDE to compile the BSP.

In Tornado 2.2.x, the diab compiler is supported in addition to the gnu compiler. The Tornado BSP created by Platform Studio has a makefile that you can modify at the command line if you would rather use the diab compiler instead of the gnu compiler. Look for the make variable named TOOLS and set the value to "diab" instead of "gnu." If using the Tornado Project facility, you can select the desired compiler when the project is first created.

The file 50ppc405\_0.cdf resides in the BSP directory and is tailored during creation of

the BSP. This file integrates the device drivers into the Tornado IDE menu system. The drivers are hooked into the BSP at the Hardware > Peripherals subfolder. Below this are individual device driver folders. Figure 5 shows a menu with Xilinx device drivers.

The Files tab of the Tornado Project Facility will also show the number of files used to integrate the Xilinx device drivers into the Tornado build process. These files are automatically created by Platform Studio and you need only be aware that the files exist. Figure 6 shows an example of the driver build files.

Some of the commonly used devices are tightly integrated with the OS, while other devices are accessible from the application by directly using the device drivers. The device drivers that have been tightly integrated into VxWorks include:

- 10/100 Ethernet MAC
- 10/100 Ethernet Lite MAC
- 1 Gigabit Ethernet MAC
- 16550/16450 UART
- UART Lite
- Interrupt Controller
- System ACE<sup>™</sup> technology
- PCI

All other devices and associated device drivers are not tightly integrated into a VxWorks interface; instead, they are loosely integrated. Access to these devices is available by directly accessing the associated device drivers from the user application.

## Conclusion

With the popularity and usage of embedded processor-based FPGAs continuing to grow, tool solutions that effectively synchronize and tie the hardware and software flows together are key to helping designer productivity keep pace with advances in silicon.

Xilinx users have been very positive about Platform Studio and its integration with VxWorks 5.4 and 5.5. Xilinx fully intends to continue its development support for the Wind River flow that will soon include support for VxWorks 6.0 and Workbench IDE.


## **Microprocessor Library Definition (MLD)**

The technology that enables dynamic and custom BSP generation is based on a Xilinx proprietary format known as Microprocessor Library Definition (MLD). This format provides third-party vendors with a plug-in interface to Xilinx Platform Studio to enable custom library and OS-specific BSP generation (see Figure 7). The MLD interface is typically written by third-party companies for their specific flows. It enables the following add-on functionality:

- Enables custom design rule checks
- Provides the ability to customize device drivers for the target OS environment
- Provides the ability to custom-produce the BSP in a format and folder structure tailored to the OS tool chain
- Provides the ability to customize an OS/kernel based on the hardware system under consideration

The MLD interface is an ASCII-based open and published standard. Each RTOS flow will have its own set of unique MLD files. An MLD file set comprises the following two files:

• A data definition (.mld) file. This file defines the library or operating system through a set of parameters set by the Platform Studio. The values of these parameters are stored in an internal Platform Studio database and intended for use by the script file during the output generation.



• A .tcl script file. This is the file that is called by XPS to create the custom BSP. The file contains a set of proce-

Figure 7 – Structure of an MLD flow

dures that have access to the complete design database and hence can write a custom output format based on the requirements of the flow.

The MLD syntax is described in detail in the EDK documentation (see "Platform Specification Format Reference Manual" at *www.xilinx.com/ise/embedded/ psf\_rm.pdf.*). You can also find MLD examples in the EDK installation directory under sw/lib/bsp.


Once MLD files for a specific RTOS flow have been created, they need to be installed in a specific path for Xilinx Platform Studio to pick up on its next invocation. The specific RTOS menu selection now becomes active in the XPS dialog box (Project > SW Platform Settings > Software Platform > OS).

Currently, the following partners' MLD files are available for use within XPS:

- Wind River (VxWorks 5.4, 5.5) (included in Xilinx Platform Studio)
- MontaVista (Linux) (included in Xilinx Platform Studio)
- Mentor Accelerated Technologies (Nucleus) (download from www.xilinx.com/ise/embedded/mldl)
- GreenHills Software (Integrity) (download from *www.xilinx.com/ise/embedded/mld/*)
- Micrium (µc/OS-II) (download from *www.xilinx.com/ise/embedded/mld/*)
- μcLinux (download from *www.xilinx.com/ise/embedded/mld/*).



## HIGH SIGNAL INTEGRITY DEMANDS A LOW NOISE CHIP"



Design Example: 1.5 volt LVCMOS 4mA, I/O, 100 aggressors shown.



Dr. Howard Johnson, author of *High-Speed Digital Design*, frequently conducts technical workshops for digital engineers at Oxford University and other sites worldwide. Visit www.sigcon.com to register.





## Best Signal Integrity: 7x Less SSO Noise

Virtex-4 FPGAs deliver the industry's best signal integrity, allowing you to pre-empt board issues at the chip level, for high-speed designs such as memory interfaces. Featuring a unique SparseChevron<sup>™</sup> pin out pattern, the Virtex-4 family provides the highest ratio of VCCO/GND pin pairs to user I/O pins available in any FPGA. By strategically positioning one hard power pin and one hard ground pin adjacent to every user I/O on the device, we've reduced signal path inductance and SSO noise to levels far below what you can attain with a virtual ground or soft ground architecture.

## THE INDUSTRY'S HIGHEST SIGNAL INTEGRITY, PROVEN BY INDUSTRY EXPERTS

Incorporating continuous power and ground planes, plus integrated bypass capacitors, we're eliminating power-supply noise at its source. In addition, we provide on-chip termination resistors to control signal ringing. The lab tests speak for themselves. As measured by signal integrity expert Dr. Howard Johnson, no competing FPGA comes close to achieving the low-noise benchmarks of Virtex-4 devices.

Visit *www.xilinx.com/virtex4/si* today, and choose the right high-performance FPGA before things get noisy.





## BREAKTHROUGH PERFORMANCE AT THE LOWEST COST

©2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.

## Optimizing Embedded Systems for Broadband 10 Gigabit Ethernet Connectivity

FPGA technology is revolutionizing broadband systems development.

by Ronny Muller Director of Program Management AdvancedIO Systems, Inc. *rmuller@advancedio.com* 

Mohsen Nahvi, Ph.D. Principal Engineer AdvancedIO Systems, Inc. mnahvi@advancedio.com

Undoubtedly, Ethernet is the most widely used interconnect technology in computer networks. For the past 33 years, Ethernet performance has advanced from a 10 Mbps technology to today's 10 Gbps solution. With the expected introduction of unshielded twisted pair interconnect in the 10 Gbps Ethernet (10GE) standard, 10GE will become more affordable and attractive as a high-performance solution in embedded systems.

The high data rate of 10GE results in a large disparity between the network data rate and processor performance. You could argue that it requires a 20 GHz processor to handle the TCP/IP traffic over one full duplex 10GE link. This performance gap results in blocking the full 10GE throughput.

## ... AdvancedIO provides an FPGA framework in which these high-speed interfaces are mapped, placed and routed, and guaranteed to meet timing.


The problem is even worse in highperformance embedded systems. These embedded systems typically rely on highdensity distributed processing elements (PE), where each element is optimized to perform specific DSP functions and has no free cycles to perform the complex task of TCP/IP traffic processing.


To address the huge performance gap, you need TCP/IP offload engines (TOE) and protocol acceleration schemes at the intelligent adaptors to improve overall embedded system performance.

In this article, we'll discuss a configurable 10GE solution that enables you to address your high-performance network needs and solve the 10GE challenges in your system.

## The AdvancedIO Architecture

AdvancedIO Systems is focused on solving problems of high-speed packet switching in broadband applications using





network interface; in effect, smart 10GE solutions that go beyond the simple task of a network adaptor. A few ASIC-based solutions on the market do offload part of the TCP/IP stack. However, because of the huge gap between the network and the processor performance, a robust solution is essential that will not only help with offloading the TCP/IP protocol, but also enable you to address other challenges specific to applications like realtime data encryption/decryption and packet classification.

In this context, FPGA-based solutions offer an ideal solution because of their flexibility, configurability, and shorter time-to-market capabilities. An FPGAbased network adaptor allows you to offload the TCP/IP protocol processing from the host system, enabling you to implement other functionality into these programmable logic. The company offers a line of I/O products and system solutions based on a common architecture.

At the heart of AdvancedIO's architecture is a Xilinx® FPGA, which implements the 10GE physical coding sub-layer (PCS), the 10GE media access controller (MAC), and the RapidIO (or PCIe) switched fabric interface. These standard interfaces are available as optimized logic cores from a variety of vendors.

As shown in Figure 1, AdvancedIO provides an FPGA framework in which these high-speed interfaces are mapped, placed and routed, and guaranteed to meet timing. Consequently, AdvancedIO greatly reduces the engineering effort required for designing new applications. All interfaces are fully controllable from the on-chip PowerPC<sup>TM</sup> 405 processors, allowing low-data-rate verification of broadband applications. The V1010 is the industry's first configurable 10GE module in an XMC form factor (VITA 42), with the design based on AdvancedIO's architecture for embedded applications. One particular configuration of the module bridges between RapidIO and 10GE provides the ability to perform 10GE layer 2 and 3 packet processing at wire speed.

Three additional logic blocks facilitate the implementation of a 10GE network endpoint within the V1010 module:

• ARP. This block takes incoming IP frames and converts them into Ethernet frames by appending the Ethernet destination and source MAC addresses. It implements the network address to hardware address request and response protocol and maintains an ARP table in hardware.



*Figure 2 – AdvancedIO V1010 configurable 10GE XMC module* 

- IP. This block terminates IP. It implements IP fragmentation and de-fragmentation at wire speed by buffering fragmented datagrams in SDRAM until the full datagram has been received. Moreover, it checks and generates IP checksums and also performs IP routing. The IP routing tables are configured by the on-chip PowerPC 405 processor.
- ICMP. This block implements the required ICMP protocol. It responds to ping/trace-route commands, for example, and reports and counts errors.

Figure 2 is a photograph of the module currently shipping.

## **Distributed Processing Made Easier**

As shown in Figure 3, the AdvancedIO architecture allows full-speed access to switched fabrics such as RapidIO or PCIe, and can send and receive full IP datagrams to and from the 10GE IP network. Using

this architecture, you can easily implement any protocol processing, from the very simple to the very complicated.

As an example, multiprocessor embedded systems with RapidIO connectivity can now seamlessly communicate with



Figure 3 – AdvancedIO processing model for broadband applications




Figure 4 – Distributed remote processing over RapidIO and 10 Gigabit Ethernet




Figure 5 – AdvancedIO embedded software framework

each other over an IP 10GE network, as shown in Figure 4. To achieve this, the V1010 module encapsulates RapidIO packets into UDP packets, keeping track of lost and out-of-order packets and reporting these errors to the processing elements.

The above tunneling system allows for inter-chassis communication over an IP network and is completely transparent to the processing elements. As all legal RapidIO packets in both message and I/O specifications are transferred over the network, you now have the capability of utilizing remote direct memory access (RDMA) over an IP network, which enables and greatly simplifies the development of complex distributed embedded applications.

The programming interface is a Unixlike socket application programming interface (API), so an application can set up and control the connectivity to the 10GE gateway from any processor element in a RapidIO network. As shown in Figure 5, the AdvancedIO software framework abstracts the complexity of the underlying functions and the 10GE data path. In a typical application, the socket manager is called, which in turn sets up the control path between a processing element and one or more 10GE gateways. Once the control path has been established, an application can fully utilize the 10GE data path.

## Conclusion

With the advent of 10 Gigabit Ethernet and its foray into multiprocessor embedded systems, you need intelligent network solutions that offer more than mere TCP/IP offloading. The programmability of the AdvancedIO architecture provides the right ingredient for rapid system development and boosts the performance of embedded systems to a higher level.

The AdvancedIO architecture offers a new and unique solution to embedded computing developers, providing an efficient way for applications to take advantage of all that the 10 Gigabit Ethernet technology has to offer.

For more information on AdvancedIO's 10 Gigabit Ethernet products and services, visit *www.advancedio.com* or e-mail *contactus@advancedio.com*.

## Versatile 10A Power Supply Mounts Like an IC

By Afshin Odabaee

Product Marketing Engineer, Power Management Products Linear Technology Corp.

Pre-manufactured DC/DC power supplies, also referred to as point-of-load modules, have been promising simpler, smaller and quicker solutions but they fall short in meeting the demands for system assembly of densely populated embedded boards. Some solutions, labeled as complete power supplies, still require an external inductor, many additional input and output capacitors and compensation circuitry. Most are assembled on a small printed circuit board (PCB) and require hand inspection for reliability purposes since the circuit components are exposed and not encapsulated.

For heat dissipation and safe component spacing, many embedded systems specify a maximum thickness for both the top and bottom of the board. Unfortunately, high power density DC/DC modules must implement tall inductors and rely on thick PCBs to alleviate heat dissipation. The large size and tall profile inhibits their use. Therefore, a designer must either design a discrete power supply where it can be optimized to meet the profile requirement or rely on lower power DC/DC modules where thinner inductors are used.

System designers are compelled to make compromises in the selection, performance and definition of the optimum power supply. The best solution is a complete power supply with no external power components, no mathematical analysis, easy layout and a product that fully meets the surface mount assembly requirements, just as the other digital ICs on the board. The result is a solution that is easy to select, design and assemble.




Figure 1- The LTM4600 requires minimum external components. The difficult compensation circuitry, inductor, MOSFET, DC/DC controller and input/output capacitors are onboard. 1.5V, 10A application is shown here.

LTM4600 DC/DC µMode

## **Complete Power Supply in an IC Form-Factor**

This IC-like solution is a 10A synchronous switchmode regulator with built-in inductor, supporting power components and compensation circuitry (Figure 1). The LTM®4600 is the DC/DC module that meets the spacing and assembly requirements of the densely populated and advanced embedded systems. This encapsulated  $\mu$ Module<sup>TM</sup> DC/DC power supply is housed in a 15mm x 15mm x 2.8mm LGA package. Its size is smaller than most FPGAs and processors. With only a 2.8mm profile, the LTM4600 readily can be placed on the backside of a board without adding significant thickness to a board.

This µModule is rated for 20V and 28V input operation (two versions). The output voltage is adjustable with a single resistor from 0.6V to 5V. The LTM4600 can deliver up to 10A of output current and offers excellent transient response to fast changing load current transients.


## Easy Design Replication by Copying and Pasting the Layout

A common complaint among system designers is the assembly-house's alteration of a specified layout. The result is many rounds of debugging between the design- and assembly-house. This problem is alleviated with the LTM4600's fixed and simple layout.





## Instant 10A Power Supply



## Complete, Quick & Ready.

The LTM4600 is a complete 10A switchmode step-down power supply with a built-in inductor, supporting power components and compensation circuitry. With high integration and synchronous current mode operation, this DC/DC µModule™ delivers high power at high efficiency in a tiny, low profile surface mount package. Supported by Linear Technology's rigorous testing and high reliability processes, the LTM4600 simplifies the design and layout of your next power supply.

## 🔻 Features

- 15mm x 15mm x 2.8mm LGA with 15°C/W JA
- Pb-Free (e4), RoHS Compliant
- Only CBULK Required
- Standard and High Voltage: LTM4600EV:  $4.5V \leq V_{IN} \leq 20V$

LTM4600HVEV:  $4.5V \leq V_{IN} \leq 28V$ 

- I<sub>OUT</sub>: 10A DC, 14A Peak
- Parallel Two µModules for 20A Output

## Ultrafast Transient Response 2% $\Delta V_{our}$ with a 5A Step

Iout 5A/DIV

25µs/DIV

 $V_{IN} = 12V$ ,  $V_{OUT} = 1.5V$ , 0A to 5A Load Step ( $C_{OUT} = 3 \ge 22\mu$ F CERAMICS, 470 $\mu$ F POS CAP) 🗸 Contact Info

Nu Horizons Electronics Corp. www.nuhorizons.com/linear Tel: 1-888-747-NUHO



**LT**, LTC, LT and LTM are registered trademarks and µModule is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.





## The Ultimate Embedded Solution for Xilinx MicroBlaze<sup>™</sup>

With a rich debugging environment and a small, autoconfigurable RTOS, Accelerated Technology provides the ultimate embedded solution for MicroBlaze development. Our scalable **Nucleus** RTOS and the Eclipse-based **EDGE** development tools are optimized for MicroBlaze and PowerPC processors, so multi-core development is easier and faster than ever before. Combined with worldrenowned customer support, our comprehensive product line is exactly what you need to develop your FPGA-based device and get it to market before the competition!

For more information on the Nucleus complete solution, go to **www.acceleratedtechnology.com/xilinx** 


Accelerated Technology, A Mentor Graphics Division info@AcceleratedTechnology.com • www.AcceleratedTechnology.com



©2006 Mentor Graphics Corporation. All Rights Reserved. Mentor Graphics, Accelerated Technology, Nucleus is a registered trademarks of Mentor Graphics Corporation. All other trademarks and registered trademarks are property of their respective owners.

## Board Design Panacea

The 7Circuits tool algorithmically solves FPGA pinout problems and synthesizes PC board schematics.



by Nagesh Gupta Founder/CEO Taray, Inc. nagesh@tarayinc.com

PC board design is a cumbersome and timeconsuming task. Although some of the steps require knowledge and intelligence to complete, most of the process is mundane and routine. Add FPGAs to the mix, and the complexity of the board grows significantly. FPGAs have a myriad of complex I/O rules that are multi-dimensional and can present difficult problems:

- 1. In most cases with large and complex designs, FPGA pinouts are hardly optimal, and non-optimal pinouts result in lower design performance. The cost of the PC board also increases because of the higher number of layers.
- 2. Today, pins for FPGAs are mostly selected manually. The pin selection is aided by large spreadsheets with signal names, I/O standards, clocking types, interface, and so on.
- 3. Drawing schematics is a fully manual process. The FPGA symbol has to be created, and then the FPGA pins have to be connected up to the interface pins. To avoid expensive mistakes, all of the pins have to be correctly connected. The configuration and power supply pins have to be connected as well.

Taray, which brought you the Xilinx<sup>®</sup> Memory Interface Generator, has developed a new tool called 7Circuits. 7Circuits solves these problems in an innovative way.

## 7Circuits

7Circuits is a highly intuitive tool that not only selects all of the FPGA pins but also generates PC board schematics for the FPGA and its interfaces.

7Circuits solves FPGA pin allocation problems algorithmically after considering the different constraints. At a higher level, the constraints that the tool considers are:

• Physical constraints. An example of a physical constraint is the physical placement of the FPGA and the interfaces on the PC board.

- Electrical constraints. I/O voltage levels, use of DCI termination, and I/O signaling standards form the electrical constraints.
- Logical constraints. The logical constraints are derived from the interface protocol. For example, if the FPGA is interfacing to a DDR2 memory, the DDR2 protocol will dictate the logical constraints of the interface.
- User preferences. You can tune the performance features of 7Circuits to achieve optimal results.
- FPGA. The location, type, and number of I/Os are among some of the parameters considered.

7Circuits comes with a board view on startup. You begin by placing the FPGA on the board. Next, you place the different components with which the FPGA interfaces. The FPGA and all of the components are shown to scale. The components should be located correctly with respect to the FPGA and the placement should be identical to the actual board placement. An example of the component and FPGA placement is shown in Figure 1.

7Circuits supports a large blend of standard components that you can select and place on the board. If a particular component is not already supported, 7Circuits provides a simple user interface to create the custom interface (alternately, Taray can help you create the interface). Defining the interface component correctly is key to the generation of correct outputs.

7Circuits can block off the pins selected outside the tool. Reading a UCF file with the pin location constraints supports this functionality. 7Circuits can also generate interfaces incrementally. In other words, you can open a saved project and add more interfaces to it without disturbing the existing connections.

If you want to use specific banks for certain interfaces, you can make 7Circuits do it. You can also specify the percentage of pins to be used within each bank. This enables 7Circuits to be customized for any requirement.



Figure 1 – Placement of the FPGA and interface components on the board




Figure 2 – A ratsnest view of the connections determined by 7Circuits

7Circuits goes through multiple optimization phases to select the pins optimally. After running through different optimization phases, 7Circuits displays the ratsnest connections to enable you to view any bowtie effects. Such interactive output at this stage is a key enabler to optimal results. You can try out different placements or different optimization options within 7Circuits to improve the bowtie effects. An example of the ratsnest is shown in Figure 2.

7Circuits produces a UCF file for pin locations; an EDIF schematics file for the FPGA, interface symbols, and schematics; and a top-level RTL file with all interface port declarations.

## **Key Advantages**

7Circuits produces results with a holistic understanding of the problem space. This makes 7Circuits the first tool to bring sys-

tem-level understanding into the FPGA solution. By doing so, 7Circuits comes up with the most optimal solution for pinout.

7Circuits reduces the time it takes to create an FPGA-based board from weeks to hours. The pinouts are very dependant on placement. In the current mode of operation, you do not have the luxury of trying out different placements to optimize results. Each placement and generation of the corresponding pinouts is at least a threeman-week task. This makes it impossible for you to try out various placements. With 7Circuits, you can try out four to five different placements and decide on the best placement within a few hours.

7Circuits offers you the added benefit of generating schematics for all of the mundane connections automatically. This task not only saves time, but also ensures correctness.

Here are some of the key advantages of using 7Circuits:

- 7Circuits connects all of the interface pins correctly. In addition, it connects up the power supplies to the right voltage levels.
- It connects Vref pins to the correct voltage levels depending on the I/O standard used.
- It reserves Vrp/Vrn pins when DCI is used. If DCI is used, the Vrp/Vrn pins are connected to the appropriate voltage levels.
- All configuration modes such as JTAG, slave serial, and master serial are supported. The connections are made automatically.

Because most of the mistakes are made in the unexciting and routine connections, the schematics are of a great benefit. They save greater than three man weeks of time and, more importantly, ensure correctness.




Figure 3 – Bowtie effects are significantly reduced, thus simplifying layout and reducing PCB layers.

## Technology

The key to producing effective results is in the algorithms and the technology behind the tool. 7Circuits uses patent-pending technology to solve the issues identified in this article. Here are some of the key innovations in 7Circuits:

- Identifying and representing information. 7Circuits requires physical as well as architectural information on every interface and protocol. All of this information has been precisely identified for the components already supported. For new components, the tool provides a simple and intuitive GUI for you to give this information.
- Special signals are correctly identified and represented so that these signals can be associated to special pins. One example is the Xilinx RocketIO<sup>TM</sup> pins.
- 7Circuits also considers the logical and architectural aspects. Pins that are logically related will be placed together. This ensures quicker design convergence through the synthesis and PAR phases.
- 7Circuits constantly monitors the number of wire crossings and minimizes them, minimizing the number of board layers. This is key to reducing manufacturing costs.

• Length matching. Various heuristic algorithms are applied to reduce the delta length of signals that are to be length-matched. Applying these algorithms early on avoids long traces on the board. This improves signal quality and enables the PC board router to converge faster.

## Results

7Circuits has been going through beta trials since Fourth Quarter 2005. Some of our customers have successfully laid out the board using our outputs.

Additionally, we have tested our results with many Xilinx reference designs. Our test process is as follows:

- 1. Generate a design for the same interfaces as the standard Xilinx reference board using 7Circuits.
- Compare the ratsnest of the reference design against the ratsnest from the tool. In all cases, we found that 7Circuits produced a lower bowtie than the reference design.
- 3. Use the UCF generated by the tool and go through synthesis, build, map, PAR, and bitgen. Ensure that timing results from 7Circuits' UCF meet the reference design requirements.

Figure 3 shows an analytical comparison of the results for a memory reference board. The board has a Xilinx FPGA and interfaces with two DDR2 SDRAM DIMMs. This makes a 144-bit-wide interface. It also interfaces with DDR2 components to make a 24-bit-wide interface. The figure charts the frequency of line crossings against the number of line crossings. These comparisons clearly show the efficiency of the tool:

- 1. The original number of line crossings was 5,337. The line crossings with 7Circuits were reduced to 2,339 – a reduction of more than 50%.
- 2. There are 4,600 lines that cross each other manually. With 7Circuits, only 2,050 lines cross each other (1 point crossing each other).

## Conclusion

Taray is committed to ensuring your success through the use of 7Circuits. Having created the Memory Interface Generator for Xilinx FPGAs, Taray's engineers have the depth of experience required to understand the issues facing you.

We are planning rich feature sets for future releases of 7Circuits, including:

- Schematics. 7Circuits will generate Orcad and DxDesigner schematics natively.
- Symbols. 7Circuits will be able to use symbols from your symbol library. Additionally, 7Circuits will also be able to use fractured (split) symbols to ensure that the schematics are consistent with your company standards.
- Parts. 7Circuits will support other Xilinx FPGA families and support more interface components.
- 7Circuits will offer a verification mode. This will be a great feature for you to check that your files are consistent and that your choices are optimal. You will be able to make incremental changes to improve your results.

A demo version of the 7Circuits tool is available at *www.tarayinc.com*. Revision 1.0 will be released in Second Quarter 2006.

## Operating a NAND Flash Device Through an FPGA

You can use FPGAs to access mass storage with NAND Flash.

by Ryan Fisher Applications Engineer Micron Technology, Inc. rfisher@micron.com

As product capabilities continue to expand, so does the demand for high-density static memory storage. NAND Flash is being used for media storage in a large number of systems, including digital cameras, USB stick drives, and portable music players. NAND Flash memory is prominently positioned to address these and other device needs and is evolving rapidly to meet the ever-growing demand.

The most direct approach for a host or system to use a NAND device is by using a NAND controller. The NAND controller can be internal; built into the application processor or host; or incorporated in designs as an external, standalone NAND controller chip.

State State State State

An alternative method involves utilizing FPGA resources that already exist in many systems. With FPGA resources, you can create a state machine to act as a NAND controller.

To demonstrate this principle, Micron Technology has developed a NAND controller using a Xilinx<sup>®</sup> Spartan<sup>TM</sup>-3 FPGA. In this article, I'll focus on the high-level principles of how NAND Flash devices operate.

## NAND Flash – The Basics

Discrete programmable non-volatile memory has traditionally been reserved for operating systems (and a few embedded applications of these systems). NAND Flash devices have changed that by providing memory densities that are orders of magnitude greater than older discrete nonvolatile memory. As such, NAND has one of the lowest prices per bit for discrete programmable non-volatile memory. This makes its storage resources available to other applications and functionalities that may have been otherwise too costly to implement using lower density nonvolatile memory.

NAND Flash devices employ a state machine control structure to carry out various operations (READ, PROGRAM, ERASE, RESET, READ ID, READ STA-TUS) common throughout NAND Flash manufacturers (although some specialty commands exist). Because the base set of




Figure 1 – Block diagram of FPGA NAND controller between host and NAND devices

commands are identical, you have the flexibility to use NAND devices from different manufacturers in the same product.

NAND Flash devices also have a highly multiplexed data/address structure that allows for a low active pin count. NAND devices have not changed their TSOP package pinouts since the introduction of the 64 Mb density, and with NAND devices now at the 8 Gb density range, this allows easy footprint migration from one memory density to another.

The combination of low price per bit, shared command structure, and signal pinouts makes NAND a powerful solution for mass storage use.

## Implementing a NAND Controller with an FPGA

Micron has developed a NAND controller built with a Spartan-3 device that sits between the NAND Flash and the system host, which is illustrated in Figure 1. Most systems have an SRAM-type interface, which makes this setup of the FPGA between the NAND device and the host device easy to implement.

The host device, FPGA, and NAND device may be connected point-to-point. A pull-up resistor is needed on the R/B# line on the NAND side to provide the proper functionality for that signal. (See the 2 Gb

NAND Flash datasheet at *www.micron.com/ products/nand/massstorage/partlist.aspx* for more details on this and other NAND Flash signals.)

Using the FPGA, we are able to perform READ, PROGRAM, ERASE, RESET,




Figure 2 – FPGA NAND controller state machine diagram

READ ID, and READ STATUS operations to the NAND Flash device. Although we used a Spartan-3 FPGA for the implementation of the NAND controller, you could use any number of FPGAs in this process.

## **FPGA Controller State Machine**

NAND Flash devices operate through an internal state machine that controls the various commands of the NAND device (READ, PROGRAM, ERASE, RESET, READ ID, READ STATUS). Many of these commands are common between NAND Flash devices from different manufacturers, allowing for part-to-part compatibility. This allowed us to set up a controller that had the flexibility to communicate with the internal state machine of the NAND Flash device, which could also be used across many NAND device densities independent of the manufacturer.

Figure 2 illustrates the state machine we created on the Xilinx Spartan-3 device to communicate with NAND Flash devices. Beginning with the "start" state, we branched off to the different functions of the NAND controller state machine to operate the NAND Flash. Using these functions, we operated the NAND Flash device as a mass storage device.

## Conclusion

Mass storage capabilities are no longer considered "nice to have" in end products; they are becoming a necessary feature. NAND Flash devices are a useful solution to meet

the demand for high-density static mass storage. Designs that do not have an embedded or external NAND Flash controller have the disadvantage of not being able to use this resource.

By using FPGA resources already available to many platforms that do not have NAND Flash controllers, you can gain access to this valuable resource by implementing an FPGA NAND Flash controller.

You can find more information about the FPGA NAND Flash controller discussed in this article, including VHDL code, in the technical note "Micron NAND Flash Controller via Xilinx Spartan-3 FPGA (TN-29-06)," available on the Micron website at *www.mircon.com/products/nand/ massstorage/technote.html.* 

For more information about Micron's NAND Flash products, visit www.micron.com/products/nand/massstorage/partlist.aspx.

## X-ray vision for your designs

Agilent 16900 Series logic analysis system with FPGA dynamic probe



- Increased visibility with FPGA dynamic probe
- Intuitive Windows<sup>®</sup> XP Pro user interface
- · Accurate and reliable probing with soft touch connectorless probes
- 16900 Series logic analysis system prices starting at \$21,000



Get a quick quote and/or FREE CD-ROM with video demos showing how you can reduce your development time.

U.S. 1-800-829-4444, Ad# 7909 Canada 1-877-894-4414, Ad# 7910 www.agilent.com/find/new16900 www.agilent.com/find/new16903quickquote Now you can see inside your FPGA designs in a way that will save days of development time.

The FPGA dynamic probe, when combined with an Agilent 16900 Series logic analysis system, allows you to access different groups of signals to debug inside your FPGA without requiring design changes. You'll increase visibility into internal FPGA activity by gaining access up to 64 internal signals with each debug pin.

You'll also be able to speed up system analysis with the 16900's hosted power mode—which enables you and your team to remotely access and operate the 16900 over the network from your fastest PCs.

The intuitive user interface makes the 16900 easy to get up and running. The touch-screen or mouse makes it simple to use, with prices to fit your budget. Optional soft touch connectorless probing solutions provide unprecedented reliability, convenience and the smallest probing footprint available. Contact Agilent Direct today to learn more.



## Agilent Technologies

dreams made real

# Unveiling Nova

Using a single Virtex-II Pro FPGA to create a reprogrammable video switching system.



rsmith@echolab.com

Television mixers have historically been built with dedicated hardware to achieve a specific fixed functionality. As mixers have evolved from devices built with discrete transistors to more modern mixers with advanced large-scale integration (LSI) integrated circuits, a common limitation has been that these devices were built with fixed signal and data paths that pre-define the topology of the mixer. Thus, a mixer targeted for two mix/effects (M/Es) and two keyers per M/E is built specifically for that function, with limited or no future adaptability.

The Echolab Nova series completely breaks with tradition in this regard, moving to a completely reconfigurable platform based on a system-on-chip architecture.

We used a single Xilinx<sup>®</sup> Virtex<sup>TM</sup>-II Pro FPGA to create a completely reprogrammable video switching system. By absorbing the interconnects of the mixer into a single FPGA, the limitations of a fixed signal path architecture have been removed, and the topology of the mixer can be redefined again and again throughout the life of the product.

## **Nova Family**

In 2004, Echolab launched the first member of the Nova series, the Nova 1716. This product is a full program/preset mixer with 16 inputs and 16 outputs, two downstream keyers, and a full M/E upstream complete with two effects keyers. In 2005, we introduced several new members of the family. The Nova 1932 is a 32-input program/preset mixer, with two upstream M/Es and a Xilinx parts is support for internal termination of high-speed differential inputs. Because of the high-speed nature of this video I/O, the wires must be treated as transmission lines, with great care paid to electrical termination. Historically, these termination resistors would be placed directly outside the chip, as close as possible to the end of the line. The need for a substantial amount of terminations so close

## Nova SDI Switcher Family

Figure 1 – The Nova switcher family

full complement of six keyers. The identity4 is a 1 M/E 16-input look-ahead preview mixer. The identity4 brings tremendous advances in video layering, with four upstream and two downstream keyers and five internal pattern generators, all in a flight-pack-size panel and frame.

As shown in Figure 1, what is unique about these mixers is that they share a common frame and electronics, which are simply re-programmed to fit the target mixer design.

### I/O

Major advances in FPGA design were necessary to undertake such a dramatic shift in mixer architectures. One of the first challenges that we had to overcome was how to get the video bandwidth into and out of the FPGA.

Even the smallest Nova family member (shown in Figure 2) has 16 SDI inputs and 16 SDI outputs. At 270 Mbps, this is an aggregate video data bandwidth of more than 8.5 Gbps. The Nova 1732 and 1932 family members have 32 inputs and 16 outputs, approaching approximately 13 Gbps.

One of the key aspects of the Virtex-II Pro device is its ability to support I/O bandwidths in excess of 400 MHz on all FPGA I/O pins. Another key feature of to the chip would be a layout complication. Because Xilinx can support internal termination of these high-speed video signals, this has greatly simplified the architecture, making the support of large blocks of highspeed video I/O possible.

The next challenge was deciphering the SMPTE 259M stream. Because the SDI streams are coming from all over the studio, even when genlocked (synchronizing a video source with other television signals to allow the signals to be mixed), there can be large phase shifts of +/- half a line between these signals, and therefore, a common



Figure 2 – Nova SDI I/O

clock cannot be initially used to sample all of the incoming signals.

Typically, most SDI mixers use individual clock and data separator circuits on each input so that the hardware can recover the individual bits from each stream. After the data streams are separated and decoded, sync detector circuits are used to write these streams into FIFO memories. A common genlock clock and reference is then used to read out the video streams from the memories for effects processing downstream.

This topology is not viable for Echolab's system-on-chip architecture. The large number of clocks created by these frontend clock and data separators would overwhelm the FPGA's support for the total number of clocks, as well as the inherent need to crowd these parts near the FPGA. The video interface to the FPGA must be simpler, and require few or no parts near the FPGA. Thus, traditional clock and data separation techniques do not work here.

Echolab applied an asynchronous datarecovery technique from Xilinx application note XAPP224 ("Data Recovery") originally developed for the networking market. The technique uses precise low-skew clocks to sample the inputs in excess of a gigahertz. The samples are examined to determine the location of the data bit cell transitions. The encoded data is extracted from the stream and can cross into the genlock clock domain without ever extracting the clock from the input stream. For more information about this technique, see *www. xilinx.com/bvdocs/appnotes/xapp224.pdf*.

The FPGA's ability to route nets and guarantee skew performances on the order of picoseconds has enabled development and implementation of this unique SDI input.

Another design challenge in digital mixers has been the implementation of video line delays and FIFOs, which have historically been used in large numbers to time internal video paths and outputs. It is often necessary to add delay lines to AUX bus outputs to keep them in time with the primary mixer outputs. These delay lines and FIFOs have typically been implemented with discrete memory devices.

The Xilinx FPGA solution contains large numbers of video line-length memo-




Figure 3 – Virtex-II Pro switcher implementation

ries on chip, which lend themselves naturally to delay lines. Xilinx has enough of these memories on-chip to allow all AUX bus outputs on the Nova series to be timed.

## **Crosspoint Array**

The next challenge was to implement a crosspoint array of sufficient size to support these large mixers without overwhelming the resources of the chip. Although the crosspoint array appears to be a reasonable size from the front panel, the array is often much larger because it must support all of the internal sources and functions inside the mixer.

The Nova 1716 has 16 external inputs, but it also has 3 internal colorizers, black, three internal frame buffers, and several intermediate sources generated by the upstream M/E. For outputs from the array, each M/E requires seven video buses (A/B, key 1 cut and fill, key 2 cut and fill, as well as video for borders). There are also 12 AUX bus feeds and dedicated buses to support capture on the internal frame buffers. By the time you add it all up, the required internal crosspoint array is easily 30 x 30 for the 16-input mixer. To develop this crosspoint array as a 10-bit wide parallel implementation would consume a large amount of resources within the FPGA.

A more effective use requires the design of high-speed serializers and de-



Figure 4 – Effects

serializers within the part. The Virtex-II Pro FPGA's ability to generate multiples of the genlock clock within the part with low skew allows you to create whole sections of the chip that can run at the SMPTE 259M bit-serial rate of 270 MHz. This implementation of an SDI serial rate crosspoint array (Figure 3) effectively limits the use of valuable FPGA fabric to less than 10 percent of the capacity of the target chip.

## Effects Generation

Once the streams have gone through the crosspoint array and have been de-serialized, the video buses, now "timed," can be routed to the appropriate processing blocks within the FPGA to perform various video effects (see Figure 4).

The creation of video effects within the FPGA such as wipes, mixes, and keys is easily per-

formed with the basic building blocks of the FPGA. Most basic video effects can be performed with nothing more than simple combinations of addition, subtraction, and multiplication. Hundreds of embedded high-speed multipliers within the FPGA fabric allow a variety of video effects to be performed effortlessly with very high precision.

Embedded memory can also be used for LUTs and filter coefficient storage. An example of an often-used filter would be an interpolating filter for 4:4:4 up-sampling before a DVE or Chromakey.

A high-precision circle wipe requires a square-root function. This complicated mathematical function was implemented with a CORDIC core provided by Xilinx. These blocks of pre-built and tested IP from Xilinx and other third-party developers allow you to rapidly deploy designs without having to develop and test every building block from scratch. Development with these IP cores can remain at a very high level, providing quick time to market. Also, the optimized size of these cores allows the design of complex mixers within a single chip.

## Embedded PowerPC

The computer horsepower necessary to run today's large vision mixers has grown immensely over the last dozen years. The need to accurately support field-rate effects on multiple M/E banks while at the same time communicating with complex control panels and many external devices has tested the limits of earlier 8- and 16-bit microprocessors.

Most manufacturers have either used several smaller distributed processors or a larger, faster 32-bit microprocessor. Echolab's system-on-chip architecture (see Figure 5 – PowerPC<sup>™</sup> implementation) takes advantage of two 32-bit PowerPCs letproof as previous generations of mixers.

Echolab has chosen Micrium's µC/OS-II real-time operating system (RTOS) for the Nova series (see *www.micrium.com*). This OS is a priority-based, pre-emptive multitasking kernel that has been certified for use in safety-critical applications in medical and aviation instruments. Timecritical video processing is assigned to the highest priority task. Management of the file system, console I/O, and network stack are allocated to lower priority tasks, allowing the processor to utilize spare processor cycles in the background without ever interfering with the video hardware.

The tasks communicate with each other – and synchronize their activity – with thread-safe semaphores and message queues provided by the OS.




Figure 5 – PowerPC implementation

(running at 270 MHz) embedded directly in the fabric of the Xilinx FPGA. This tight coupling between the processor and the mixer hardware leads to substantial performance improvements.

A vast library of pre-built processor peripherals from Xilinx and third parties makes it easy for functions like serial ports, memory controllers, and even Ethernet peripherals to be dropped right into the design. Custom peripherals are also easy to design.

Several large switcher manufacturers have gone to commercial operating systems like Windows or Linux to improve their software productivity. Although the early benefits can be appealing, the downside to this transition is a loss of control over the reliability of the switcher's code base, making a device that is not as robust and bul-

## System Connectivity

All Nova series switchers have multiple ports for broadcast studio interconnectivity. An industry-standard RS-422 port allows for the implementation of industrystandard editing protocols. A standard RS-232 port is available for PC connectivity. An Ethernet port allows the switcher to be directly connected to a network.

Under control of Nova's  $\mu$ C/OS-II, several servers are running concurrently that provide an integrated Web server for remote status and display, an embedded XML-RPC server for remote control, as well as a full TFTP server for remote upload and download of graphics and stills.

## Compact Flash and Re-Configurability

At the heart of the Nova system is an industry-standard Compact Flash card (Figure 6), designed to hold all of the firmware and software to configure and boot the Nova. With a user-accessible mode switch, you can load as many as eight different on-line configurations of Nova firmware and software from a single flash card.

The remaining storage on the card is available to store user data such as sequences and panel saves, as well as key memories and other user settings. Also, the Compact Flash is designed to hold all of the graphics and stills online. Support for cards up to 2 GB or more provides an immense storage capacity, well beyond the archaic floppy disks found in competitive products.

Given Nova's unique architecture, it is easy for the product to be extended through downloadable firmware updates. These updates can be as simple as a routine



Figure 6 – Compact Flash

software patch, as complex as adding a keyer to an AUX bus output, or restructuring the internal video flow within an ME for a specialized application. Architectures as different as the 2 ME Nova 1716 (with its program/preset architecture) and the Nova identity4 (with a six-keyer lookahead preview structure) can be loaded into the same hardware.

## **Roadmap to the Future**

Next-generation Virtex-4 FPGA technology from Xilinx will allow Echolab to move its system-on-chip architecture to support highdefinition products. Virtex-4 FPGAs bring a higher level of performance to the embedded logic, as well as the embedded peripherals. Some of these enhancements include:

## Fabric enhancements

- Larger arrays
- Faster
- Lower power

## I/O enhancements

- General-purpose I/O speeds to 1 GHz
- Dedicated Rocket IO<sup>TM</sup> transceiver speeds beyond 10 GHz

## Dedicated hardware resources

- Multiple tri-mode Ethernet MACs
- 500 MHz multipliers with integrated 48-bit accumulators for DSP functions
- Block memories now have dedicated address generators for FIFO support

## Conclusion

Television mixers have grown larger and more complex in the last dozen years. More and more, they are the focal point for the interconnection of a wide range of studio equipment.

One of the primary benefits of the system-on-chip architecture is reduced parts count. This reduction in parts count contributes directly to lower power, reduced PCB complexity, higher reliability, and reduced cost.

Another major benefit of the system-onchip architecture is that it is almost entirely reconfigurable. This has allowed multiple products with different video architectures to be built on a common platform. This also lends itself to easy customization for specialized applications or specific vertical markets.

As the computer network continues to play more of a role in today's modern television studio, the Nova series will be ready with support for streaming video over Gigabit Ethernet. H.264 and WMV9 codecs will drop right into the Nova's system-on-chip architecture, providing future features on today's hardware.

For more information, please feel free to see Echolab's complete line of television mixers at *www.echolab.com*.



## FREE Multimedia Demo Seamless FPGA for Xilinx Virtex-II Pro

### During this demo, you will learn the following:

- Simplifying the embedded processor verification flow
- Easily importing designs from Xilinx Platform Studio EDK to Seamless FPGA
- Verification with Seamless FPGA: accelerating the simulation process
- Performance profiling and analysis

Watch the demo today:

http://www.mentor.com/products/fv/hwsw\_coverification/seamless\_fpga/demo\_request.cfm

For additional details about Seamless FPGA, visit us at www.seamlessfpga.com



## High Definition, Low Bandwidth

Implementing a high-definition H.264 codec solution with a single Xilinx FPGA.

by Ronnie Smart Software Engineer Alpha Data Ltd. rsjs@alpha-data.com

Rob Beattie, Ph.D. Design Engineer 4i2i Communications Limited *rb@4i2i.com* 

Ryan Dalzell, Ph.D. Design Engineer 4i2i Communications Limited rd@4i2i.com

Andy Ray Design Engineer 4i2i Communications Limited ar@4i2i.com

Alpha Data, in conjunction with our partners 4i2i Communications, has implemented one of the world's first high-definition H.264 codec solutions in a single FPGA platform on a single PCI board. This solution gives you the means to develop applications for high-resolution cameras in applications such as broadcasting, video conferencing, video surveillance, and aerospace and defense. The solution uses a Xilinx® Virtex<sup>TM</sup>-4 FPGA board (Alpha Data part number ADM-XRC-4) with an adapter for communication with the camera.

6

## **Camera Link Standard**

Historically, the image processing and digital video market has suffered from a lack of interconnect standards for cameras and frame grabbers. Various manufacturers developed different connectors and protocols, each requiring different cables and interface logic. However, the Camera Link standard is becoming increasingly widespread, taking away much of the pain of connecting together digital video hardware. Its greatest strengths are:

- It is camera- and frame grabberindependent
- It has high data throughput, using at most two Mini D Ribbon (MDR) connectors

Therefore, we chose this standard when we developed our adapter, the XRM-CAMERALINK. The Automated Imaging Association (AIA) controls the Camera Link standard.

## Channel Link

The key component of the Camera Link standard is the Channel Link chip set, a parallel-to-serial transmitter and serial-toparallel receiver developed by National Semiconductor. Channel Link transmits data bits using the latest high-speed LVDS (low-voltage differential signaling) technology.

A conventional RS-644 LVDS requires at least 56 conductors; a single Channel Link transmits signals using 11 conductors, reducing cable forms and shielding requirements.

The Channel Link transmitter achieves this high transmission rate by serializing – for each clock cycle – 28 bits into 4 LVDS data streams. A fifth LVDS stream transmits the clock signal. The Channel Link receiver de-serializes the data streams back into 28 bits.

## Configurations

The standard defines three configurations: base, medium, and full (Figure 1) using one, two, and three Channel Links, respectively. Base configuration is limited to transmitting 28 bits of video data per clock cycle, as it uses only one Channel Link over one MDR cable. You can realize higher transmission rates with the medium configuration (56 bits per clock cycle) and full configuration (84 bits per clock cycle), but they require two MDR cables.

The Camera Link standard states that 24 of the 28 bits transmitted by a Channel Link are image data bits. In base configuration, these bits are split across three 8-bit ports. The standard defines how the image data bits are assigned to the ports (the number and size of pixels transmitted on each clock cycle). Medium and full configurations have six and eight ports, respectively.

The other four bits transmitted by a Channel Link are pixel qualifier signals: frame valid (FVAL), line valid (LVAL), data valid (DVAL), and spare (SPARE). The last is reserved for future use.

## Camera Control

All of the configurations include four RS-644 LVDS pairs for camera control (CC1-CC4). The Camera Link standard does not describe the signals used by camera control; therefore, camera manufacturers define their own signals.

## Asynchronous Communication

Two RS-644 LVDS pairs (Tx and Rx) are used for asynchronous serial communication between the camera and frame grabber. Frame-grabber manufacturers supply an API implementation for serial communication mandated by the standard.

## **XRM-CAMERALINK**

We designed the XRM-CAMERALINK frame grabber to work with the Virtex-II, Virtex-II Pro, and Virtex-4 series of reconfigurable computing cards. In keeping with the Camera Link standard, it is cameraindependent.

The XRM-CAMERALINK has two subsystems: Channel Link receiver and port-to-pixel mappings.




Figure 1 – Camera Link block diagram with the three Channel Links, camera control, and asynchronous serial communication

## Channel Link Receiver

The first subsystem of the frame grabber, the Channel Link receiver (Figure 2), deserializes the four incoming LVDS data streams back into the three 8-bit ports and four pixel qualifier signals.

The clock signal is phase-adjusted using the digital clock manager (DCM) so that the incoming LVDS signals are sampled correctly within a data window. The DCM multiplies the clock by 3.5 to produce the pixel clock.

It is not possible to multiply the clock rate by 7 (7 bits need to be extracted from each LVDS stream on each clock cycle), as the clock frequencies would become too great for FPGA implementation. Instead, an independent clock signal is split in the I/O block and fed through a double-datarate register (DDR), pipeline registers, and decoder to produce even and odd syncs.

Each LVDS bit is also fed through a DDR register and a set of pipeline registers to produce even and odd streams. The streams from all of the LVDS bits are fed through decoders to produce two data streams. The two streams are interleaved through a multiplexer (MUX) with even and odd syncs to form the image data bits and pixel qualifier signals.

## Port-to-Pixel Mappings

The second subsystem of the XRM-CAMERALINK translates the image data




Figure 2 – XRM-CAMERALINK Channel Link receiver (base configuration) block diagram




Figure 3 – XRM-CAMERALINK port-and-pixel mappings block diagram

bits and pixel qualifiers into valid pixel data (Figure 3).

The port mappings block allows you to specify (for a particular camera) the number and size of pixels transmitted by the ports for each clock cycle. The image data bits are translated into a stream of pixel data.

The timing references FVAL and LVAL indicate when frames and lines start, respectively. Invalid image bits are indicated by DVAL and are removed in the pixel mappings block.

An additional function of the pixel mappings block is to further clip the frame by defining a region of interest (ROI). Any pixel data outside the ROI is discarded. The ROI is determined by a set of FPGA registers consisting of valid lines/frame, valid bits/pixel, and valid pixels/line. By altering the ROI on successive frames, for example, you can track an object as it moves across the camera's field of view. The output from the pixel mapping block is a 32-bit word that contains valid pixel data and frame and line-count indicators. Your FPGA design will sink this data.

## Camera Control and Serial Communication

Control of the camera, which is cameraspecific, is achieved through the serial interface on the XRM-CAMERALINK.

Two FIFOs within the FPGA buffer data for serial communication with the

camera. On the host, this communication occurs using a dedicated thread, as it is independent of the frame-grabbing logic.

## H.264 Video Codec IP Core

Standard-definition (SD) 30 fps video captured using the XRM-CAMERALINK interface comprises raw video data being streamed across the interface. Cameras support a number of different formats; 4i2i Communications has interfaced cameras that provide RGB video at 8 bits per pixel and Bayer 8 bits per pixel. For the RGB video, this corresponds to a raw digital video data rate of about 248 Mbps.

Within the Virtex-4 device, this raw digital video stream is converted to YUV 4:2:0 video at a data rate of about 124 Mbps and is used as the input to the H.264 video encoder. By eliminating redundancy, this configuration reduces the bit rate to a much more manageable data rate of about 64K to 64 Mbps. The compressed video may then be efficiently stored on disk or transferred across a communication network such as the Internet.

We have also successfully used the camera link in connection with 720p highdefinition (HD) cameras. Using slice-based encoding, it is possible to compress 720p 60 fps using multiple instantiations of 4i2i's H.264 IP core. About 24,000 slices are required to implement a three-slice 720p 60 fps H.264 encoder in a Virtex-4 device.

For the H.264 baseline codec IP core, 4i2i uses an architecture based on a dedicated macroblock processing pipeline. All of the video standards in common use today work on small 16 x 16 pixel blocks of video data known as macroblocks. (These are 16 x 16 luma samples, together with their corresponding chroma samples.) The algorithms generally require you to perform a sequence of operations in turn on each macroblock. Typically, these operations are prediction, transformation, quantization, and variable length encoding.

The 4i2i approach to codec implementation is to implement these operations as discrete components or processing modules, each of which process one macroblock at a time, separated by paged memory




Figure 4 – H.264 encoder IP core architecture




Figure 5 – H.264 decoder IP core architecture

buffers. By altering the number of pages, data scheduling may be affected. Xilinx FPGA devices are well suited to this, as they have an abundance of on-chip small block memories.

This approach has many advantages. First, it does not require any software intervention. Second, it allows all components to operate continuously at maximum throughput. Third, it results in a minimum latency implementation, because all processing operations to produce an encoded bitstream are performed on each macroblock in turn. Fourth, it allows several people to work on the design of the core independently. Finally, combining several such cores for higher throughput is a straightforward process.

An example of using this technique to implement an H.264 encoder and decoder is shown in Figures 4 and 5, respectively. 4i2i has successfully used exactly the same methodology to develop a range of codecs (SDTV and HDTV) from the ITU, ISO, and SMPTE standards at HDTV, all suitable for FPGA implementation.

Using buffer memories in this manner also has several advantages when it comes to system design. The design is independent of the type of external memory used. Several cores can share the same memory and you can use the full memory bus speed. The compressed video data is then transferred over the PCI interface to the host PC using DMA, where it may be written to disk or streamed over the Internet.

## **Implementation Considerations**

The complexity of modern compression algorithms makes it necessary to take care with the structures used in the RTL code to ensure an efficient use of FPGA resources. For example, writing the RTL to ensure that parametric information is stored in distributed RAM can bring considerable area savings. You can save even more resources by implementing concurrent access to more than one line of data from a macroblock buffer, using the multiple memory ports provided to on-chip RAM blocks rather than storing the data in separate register files.

## Conclusion

Camera Link is fast becoming the de facto standard for high-resolution digital frame grabbers, with its high transfer rates and substantial cable reduction. A new connector called the Mini CL is one-third smaller than MDR and further reduces cabling, resulting in smaller cameras.

The XRM-CAMERALINK module provides an all-in-one interface, allowing you to develop applications for any digital camera that conforms to the Camera Link standard.

Camera Link, in connection with a high-performance state-of-the-art video codec such as 4i2i Communications's H.264 IP core, enables huge raw video bandwidth to be reduced to a much more manageable data rate that you can then store on disk or stream across the Internet.

The ADM-XRC-4 features the Virtex-4 FPGA (SX55, LX100, or LX160). Including Camera Link, it supports a range of front-panel adapters for video I/O, such as CCIR, S-Video, and HD-SDI.

For more information about the FPGA development platform or the Camera Link interface, contact Alpha Data at *info@alpha-data.com* or *www. alpha-data.com*. For more information about the H.264 IP core, contact 4i2i Communications at *contact@4i2i.com* or *www.4i2i.com*.

## Priced to go.





## The industry's first 100K gate FPGA for under \$2.00\*

Spartan-3E Platform FPGAs offer an amazing feature set for just \$2.00! You get 100K gates, embedded multipliers for high-performance/low-cost DSP, plenty of RAM, digital clock managers, and all the I/O support you need. All this in production now with a density range up to 1.6 million gates.

## Perfect for digital consumer apps and much more!



With the Spartan-3E series, we've reduced the previous unit cost benchmark by over 30%. Optimized for gate-centric designs, and offering the lowest cost per logic cell in

the industry, Spartan-3E FPGAs make it easy to replace your ASIC with a more flexible, faster-to-market solution. Compare the value for yourself . . . and get going on your latest design!



## **MAKE IT YOUR ASIC**



For more information visit www.xilinx.com/spartan3e



\* Pricing for 500K units, second half of 2006

©2006 Xilinx, Inc. All rights reserved. XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.



## Xilinx Virtex<sup>11</sup>-4 FPGAs www.xilinx.com/devices/

## **Product Selection Matrix**

IN	RTEX															•		:	
	14	1	VILLEX-4 LA (LOGIC)	A (Logic)							virtex-4 >	virtex-4 5A (Signal Processing)	rocessing)	VILLEX-4 LV	(Embedde	a Processin	ig « serial .	virtex-4 ra (embedded processing & serial connectivity)	
1	ł		XC4VLX15	XC4VLX25	XC4VLX25 XC4VLX40 XC4VLX60 XC4	XC4VLX60		XC4VLX100	XC4VLX160	VLX80 XC4VLX100 XC4VLX160 XC4VLX200 XC4VSX25 XC4VSX35	XC4VSX25 X	(C4VSX35	XC4VSX55	XC4VFX12	XC4VFX20	XC4VFX40	XC4VFX60	XC4VFX20 XC4VFX40 XC4VFX60 XC4VFX100 XC4VFX140	XC4VFX140
	CLB Array (Row x Column)	w x Column)	64 x 24	96 x 28	128 x 36	128 x 52	160 x 56	192 x 64	192 x 88	192 x 116	64 x 40	96 x 40	128 x 48	64 x 24	64 x 36	96 x 52	128 x 52	160 x 68	192 x 84
		Slices	6,144	10,752	18,432	26,624	35,840	49,152	67,584	89,088	10,240	15,360	24,576	5,472	8,544	18,624	25,280	42,176	63,168
		Logic Cells	13,824	24,192	41,472	59,904	80,640	110,592	152,064	200,448	23,040	34,560	55,296	12,312	19,224	41,904	56,880	94,896	142,128
	5	CLB Flip Flops	12,288	21,504	36,864	53,248	71,680	98,304	135,168	178,176	20,480	30,720	49,152	10,944	17,088	37,248	50,560	84,352	126,336
:	Max. Distributed RAM Bits	ed RAM Bits	98,304	172,032	294,912	425,984	573,440	786,432	1,081,344	1,425,408	163,840	245,760	393,216	87,552	136,704	297,984	404,480	674,816	1,010,688
Memory Resources	Block RAM/FIFO w/ECC (18 kbits each)	8 kbits each)	48	72	96	160	200	240	288	336	128	192	320	36	68	144	232	376	552
	Total Block	Total Block RAM (kbits)	864	1,296	1,728	2,880	3,600	4,320	5,184	6,048	2,304	3,456	5,760	648	1,224	2,592	4,176	6,768	9,936
Clock	Digital Clock Managers (DCM)	agers (DCM)	4	00	80	8	12	12	12	12	4	00	80	4	4	00	12	12	20
Resources	Phase-matched Clock Dividers (PMCD)	ders (PMCD)	0	4	4	4	8	8	8	80	0	4	4	0	0	4	8	80	80
	Max	Max Select I/0 <sup>™</sup>	320	448	640	640	768	096	096	960	320	448	640	320	320	448	576	768	896
	Tota	Total I/O Banks	6	11	13	13	15	17	17	17	6	11	13	6	6	11	13	15	17
l/O Resources	Digitally Controlled Impedence	l Impedence	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	Max Differential I/O Pairs	tial I/O Pairs	160	224	320	320	384	480	480	480	160	224	320	160	160	224	288	384	448
	0/1	I/O Standards	LDT-25, LVDS-2	25, LVDSEXT-25, I	SLVDS-25, ULVDS-	25, LVPECL-25, I	VCM0S25, LVCN	AOS18, LVCMOS1	15, PCI33, LVTTL,	LVCM0533, PCI-X	, PCI66, GTL, GT	L+, HSTL I (1.5V,	1.8V), HSTL II (1.5	IDF-25, IVD5-25, IVD5-25, IVD5-25, IUVD5-25, IVPECL-25, IVCM0525, IVCM0528, IVCM0515, PCI33, IVTTL, IVCM0533, PCI-X, PCI66, GTL, GTL+, H5TL I (1.5V1.80), H5TL II (1.5V1.80), H5TL III (1.5V1.80), H5TL III (1.5V1.80), S5TL21, S5TL21, S5TL21, S5TL181, S5TT181, S5TT	.5V,1.8V), HSTL	IV (1.5V,1.8V), SS	צדובו, מצדבוו, מ	STL18 I, SSTL18 II	
DSP Resources	Xtreme	XtremeDSP <sup>™</sup> Slices	32	48	64	64	80	96	96	96	128	192	512	32	32	48	128	160	192
Embedded	PowerPC <sup>™</sup> Processor Blocks	ssor Blocks	I	I	I	I	I	I	I	I	I	I	I	-	-	2	2	2	2
Hard IP	10/100/1000 Ethernet MAC Blocks	MAC Blocks	I	I	I	I	I	I	I	Ι	I	I	I	2	2	4	4	4	4
Kesources	RocketIO ** Serial Transceivers	ransceivers	I	I	I	I	I	I	I	I	I	I	I	0	80	12	16	20	24
Speed	Commercial (slowest to fastest)	t to fastest)	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11, -12	-10, -11
Grades	Industrial (slowest to fastest)	t to fastest)	-10, -11	-10, -11	-10, -11	-10, -11	-10, -11	-10, -11	-10, -11	-10	-10, -11	-10, -11	-10, -11	-10, -11	-10, -11	-10, -11	-10, -11	-10, -11	-10
	Configuration Memory Bits	<b>Memory Bits</b>	4,765,568	7,819,904	12,259,712	17,717,632	23,291,008	30,711,680	40,347,008	51,367,808	9,147,648	13,700,288	22,745,216	4,765,568	7,242,624	13,550,720	21,002,880	33,065,408	47,856,896
	EasyPath <sup>™</sup> Cost Reduction Solutions	Solutions <sup>1</sup>	I	XCE4VLX25	XCE4VLX40	XCE4VLX60	XCE4VLX80	XCE4VLX100	XCE4VLX160	XCE4VLX200	XCE4VSX25	XCE4VSX35	XCE4VSX55		XCE4VFX20	XCE4VFX40	XCE4VFX60	XCE4VFX100	XCE4VFX140
Package <sup>1</sup>	Area MG	MGT <sup>2</sup> Pins	4VLX15	4VLX25	4VLX40	4VLX60	4VLX80	4VLX100	4VLX160	4VLX200	4VSX25	4VSX35	4VSX55	4VFX12	4VFX20	4VFX40	4VFX60	4VFX100	4VFX140
SF363	17 x 17 mm —	- 240	240	240										240					
FF668	27 x 27 mm —	- 448	320	448	448	448					320	448		320					
FF1148	35 x 35 mm —	- 768			640	640	768	768	768				640						
FF1513	40 x 40 mm	- 960						960	096	960									
FF672	27 × 27 mm 12	2 352													320 (8) <sup>3</sup>	352 (12) <sup>3</sup>	352 (12) <sup>3</sup>		
FF1152	35 x 35 mm 20	576														448 (12) <sup>3</sup>	576 (16) <sup>3</sup>	576 (20) <sup>3</sup>	
FF1517	40 x 40 mm 24	t 768																768 (20) <sup>3</sup>	768 (2 4) <sup>3</sup>
FF1760	42.5 x 42.5 mm 24	1 896																	896 (2 4) <sup>3</sup>
2	Notes: 1. 5FA Packages (SP): flip-chip fine-pitch BGA (0.80 mm ball spacing). FFA Packages (FF): flip-chip fine-pitch BGA (1.00 mm ball spacing). All Views-A II Y and Views-A Y danizes available in the same nechang and fordminiter commanity.	chip fine-pitch BC chip fine-pitch BG	5A (0.80 mm bal 5A (1.00 mm bal bal bal bal bal	l spacing). I spacing).		q			20	Pb-free s	olutions are avai	lable. For more i	nformation about	Pb-free solutions are available. For more information about Pb-free solutions, visit www.xilinx.com/pbfree	visit www.xilinx.	com/pbfree.			
	2. MGT: RocketIO Multi-Gigabit Transceivers.	idabit Transceiver	S.	allie parvage al e					Il and	14									

Important: Verify all data in this document with the device data sheets found at http://www.xilinx.com/partinfo/databook.htm

All Virtual and Virtual and the point and the same package are footprint-compatible. All Virtual X and Virtual Activity and virtual virtual and virtual vi 4. Easy farth virtual virtu

First Quarter 2006

UserI/O <sup>1</sup>	Spartan-3 (1.2V)	2         2         3         2	97 97 97		50			173 173 173	234 234 234	177	264 333 333 333		489		712 784				ıs visit www.xilinx.com/pbfree.			Immodent. Voite is the document with the device date cheets found at http://www.india.com/antifice/databaet htm					wing links:		www.xilinx.com/products/silicon_solutions/proms/pfp/		gsd/	
Package Options and	Spartan-3E (1.2V)	Pres         Atori         Los         23         34         25           PFF Pactagee (P0) – wire-bond piastic OP (L3 mm load spacing)         103         122         23         24         255         266	14F Packages (TQ) – thin QFP (0.5 mm lead spacing) 14F 22.0 mm 108 108	Chip Scale Packages (CP) – wire-bond chip-scale BGA (0.5 mm ball spacing)	132 8 X 8 mm 92 92 Chin Scale Backanes (CS) – wire-hond chin-scale BGA (0 8 mm hall snarion)		FGA Packages (FT) – wire-bond fine-pitch thin BGA (1.0 mm ball spacing)	256         17 x 17 mm         172         190         190         190         160         160         160         160         160         160         160         160         160         160         160         160         160         160         170          170 <th< th=""><th></th><th>232 250 250 304 304</th><th></th><th>376</th><th></th><th></th><th>fund standard DCA (4-27 mm hall analysis</th><th>BGA Packages (BG) – Wire-bond standard BGA (1.27 mm ball spacing) 256 27 x 27 mm</th><th></th><th>Notes: 1. Numbers in table indicate maximum number of user VOs 2. Area dimensions for lead-frame products are inclusive of the leads.</th><th>Pb-free solutions are available. For more information about Pb-free solutions visit www.xilinx.com/pbfree</th><th></th><th></th><th>http://www.vilinv.com</th><th></th><th></th><th></th><th></th><th>For the latest information and product specifications on all Xilinx products, please visit the following links:</th><th>Platform Flach</th><th>www.xilinx.com/product</th><th>Global Services</th><th>www.xilinx.com/support/gsd/</th><th></th></th<>		232 250 250 304 304		376			fund standard DCA (4-27 mm hall analysis	BGA Packages (BG) – Wire-bond standard BGA (1.27 mm ball spacing) 256 27 x 27 mm		Notes: 1. Numbers in table indicate maximum number of user VOs 2. Area dimensions for lead-frame products are inclusive of the leads.	Pb-free solutions are available. For more information about Pb-free solutions visit www.xilinx.com/pbfree			http://www.vilinv.com					For the latest information and product specifications on all Xilinx products, please visit the following links:	Platform Flach	www.xilinx.com/product	Global Services	www.xilinx.com/support/gsd/	
Package		Pins Ares <sup>1</sup> Porte Pactages (P0) – wire 200 306.4.306 mm 240 344.346 mm 100 Pactages (V0) – winy 100 1600 1600 mm		Chip Scale Packages (CP) –	132 8 X 8 mm Chin Scale Packartes (CS) -	144 12 × 12 mm	FGA Packages (FT) – wire-t	256 17 x 17 mm FGA Packages (FG) – wire-I	256 17 × 17 mm 220 19 × 19 mm			484 23 x 23 mm	676 27 × 27 mm	900				Notes: 1. Numbers in table 2. Area dimensions f	Pb-free solutions are	Same Bar		tr baile found at	חמומ אוובברא וחחווח מו				ons on all Xilinx produc	Develonment Reference Roards	www.xilinx.com/board_search/	IP Reference	www.xilinx.com/ipcenter/	
	PROM	tiguration Memory (Bits)	o	0.6M	1.4M	2.3M	3.8M	5.9M		.4M	1.0M	1.7M	3.2M	5.2M	7.7M	11.3M	13.3M					ouico.	בעורם				ficatio	Deve	nana	IP R	nan	
	Speed	dustrial Speed Grades lowest to fastest)	s) ul	4	4-	-4	4	4		4	4	4	4	4	4	4	4					h odt	מופ				speci		ting/	2		
	sp	seberd Grades lowest to fastest)		-4 -5	-4 -5	-4 -5	-4 -5	-4 -5		-4 -5	-4 -5	-4 -5	-4 -5	-4 -5	-4 -5	-4 -5	-4 -5					d+inv					roduct		n/packa	•	ı/ise/	
		sbrabnat? C	)/I	Single-ended	LVTTL, LVCM0S3.3/2.5/1.8/ 1 5/1 2 PCI 3 3/1 - 32/6/1-hit	33/66MHz, PCI-X 100MHz, 537/111 9/2 E UCTI 11 0	HSTL III 1.8 HSTL III 1.8	Differential LVDS2.5, Bus LVDS2.5, mini-LVDS, RSDS, LVPECL		Single-ended	LVTTI, LVCM053.3/2.5/1.8/ 1.5/1.2, PCI 3.3V – 32/64-bit	33MHz, SSTL2 Class I & II, SSTL18 Class I. HSTL Class I.	III, HSTL1.8 Class I, II & III, GTI GTI +		UITTERENTIAL LVDS2.5, Bus LVDS2.5,	Ultra LVDS2.5, LVDS_ext2.5, RSDS.LDT2.5, LVPECL	אטעט, בעוב.ס, בערברב	or details.				this documont	ו רוווז מהרמווופוור				nformation and p	Packaoino	www.xilinx.com/packaging/		www.xilinx.com/ise/	
	Ires	0/I mumixe	м	108	172	232	304	376		124	173	264					784	on Matrix f				-+-	מומ				test i			ge Syste	s/	
	I/O Features	gitally Controlled Impedance umber of Differential I/O Pairs		NO 40	NO 68	NO 92	NO 124	NO 156		YES 56	YES 76	YES 116					YES 344	age Selection									the la	Device	vices/	Storag	ufigsoln	
		DCMs		2	4	4	~	~		2 Y	4 Y	4	4			4	4	See Packa				Vorifi					For	CPLD	com/de	on and	com/co	
	<b>CLK</b> Resources	(xsm\nim) yon9up917 MD	D	5/326	5/326	5/326	5/326	5/326		24/280	24/280	24/280	24/280	24/280	24/280	24/280	24/280	Spartan-3 family				.tuctuon						FPCA and CPLD Devices	www.xilinx.com/devices/	Configuration and Storage Systems	www.xilinx.com/configsolns/	
	DSP	stailqitluM bataziba	Da	4	12	20	28	36		4	12	16	24	32	40	96	104	ered in the				2	Ī			L						
	rces	ock RAM (bits)	8	72K	216K	360K	504K	648K		72K	216K	288K	432K	576K	720K	1,728K	1,872K	n those off		_		_	_	_	_	_	_					
	Memory Resources	Block RAM	#	4	12	20	28	36		4	12	16	24	32	40	96	104	dightly fron		XCF32P	32 Mb	2	2	2	2	<b>&gt;</b>  °	1.5 - 3.3	2.5 - 3.3	40	F548 V048	FSG48	Now
	Memor	ax. Distributed RAA Batz	м	15K	38K	73K	136K	231K		12K	30K	56K	12.0K	208K	32.0K	432K	52 OK	may vary		XCF16P	16 Mb	2	2	>	<b>7</b> .	<b>&gt;</b> :	- m	+	40	F548 V048	FSG48	Now
rix		sqol7-qil7 8.	C	1920	4896	9312	17344	29504	2)	1,536	3,840	7,168	15,360	26,624	40,960	55,296	66,560	kage offering		-		+	+	+	+		+	+				+
lati		livalent Logic Cells	е	2,160	5,508	10,476	19,512	33,192	ee note	1,728	4,320	8,064	17,280	29,952	46,080	62,208	74,880	ption. Pacl		5 XCF08P	8 Mb	>	2	>	2	<b>&gt;</b> ?	-		40	F548 V048	-	Now
on N	Irces	secils for the second	N	960	2448	4656	8672	14752	.2 Volt (s	768	1,920	3,584					33,280	as RAMs. oower consurr	Ires	XCF04S	4 Mb	>	2			° °		+	33	V020	V0G20	Now
lecti	<b>CLB</b> Resources	(Ioጋ x woя) үбтэд 8.		16 x 22	26 x 34	34 x 46	46 x 60	58 x 76	amilies – 1	16 x 12	24 × 20	32 x 28	48 x 40	64 x 52	80 x 64	96 x 72	104 x 80	of CLBs used	Featu	XCF02S	2 Mb	>	2			c c		+	33	V020	V0G20	Now
Se		(† 9ton 992) 29tsD m9t2	is i	100K	250K	500K	1 200K	1 600K	an-3L Fa	50K	200K	400K	1000K	1500K	2000K		5000K	de 20-30% offer reduc	lash	XCF01S	1 Mb	2	2			c c	c.c 1.8 – 3.3	2.5 - 3.3	33	V020	V0G20	Now
<b>Product Selection Matrix</b>		SPARTAN-3E	a 2E Esmily	Spartan-SE raining = 1.2 Voit XC3S100E 100K	0E	DE	00E	00E	Spartan-3 and Spartan-3L Families – 1.2 Volt (see note 2)		0	0	XC3S1000L	XC3S1500L		XC354000L		Note: 1. System Gates include 20-30% of CIBs used as RAMs. 2. Spartan-3L devices offer reduced quiescent power consumption. Package offerings may vary slightly from those offered in the Spartan-3 family. See Package Selection Matrix for details	<b>Platform Flash Features</b>	×		JTAG Prog	Serial Config	SelectMap Config	Compression	Uesign Revisions			Clock (MHz)	Packages	Pb-Free Pkg	Availability
<b>d</b> 76		Xcell Journal	Curret	XC3S100E	XC35250E	XC3S500E	XC3S1200E	XC351600E	Sparta	XC3S50	XC35200	XC35400	XC3S1000	XC3S1500	XC352000	XC3S4000	XC3S5000	Note: 1 2	PI		Density	JTA	Seri	Sele	Cor	Des		VCC	Cloc	Pac	-q4	Ava

First Quarter 2006

The Programmable Logic Company<sup>ee</sup>

Xilinx Spartan<sup>--</sup>-3 FPGAs and Platform Flash www.xilinx.com/devices/



able Logic Company<sup>™</sup>

## Xilinx CPLD

www.xilinx.com/devices/

# **Product Selection Matrix – CoolRunner <sup>m</sup> Series**

	Pins QFN P 32 48 PLCC P	44
dking	Product Term Clocks per Function Block	
Clo	Global Clocks	
	אפפd Grade פאפפן סראלפ	
	sebed Gredes (frewols of treatest)	
Speed	commercial Speed Grades (fastest to slowest)	
	(sn) YeləO Doğic Delay (ns)	
I/O Features	I/O Banking	
l/ Feat	O\I mumixeM	
	əlditsqmoጋ əgətloV tuqtuO	
	əlditsqmoD əgetloV tuqnl	
	Product Terms per Macrocell	8 Volt
	Macrocells	y - 1.
	System Gates	II Famil
		olRunner-II Family – 1.8 Volt

	CoolRunner-II Family – 1.8 Volt	-II Famil	y – 1.8	3 Volt										
	XC2C32A	750	32	40	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3 1.5/1.8/2.5/3.3	33	2	3.8	-4 -6	9-	9-	m	17
	XC2C64A	1,500	64	40	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3 64	64	2	4.6	-5 -7	L-	L-	m	17
[] and Barman []	XC2C128	3,000	128	40	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3 100	100	2	5.7	-6 -7	<i>L</i> -	L-	m	17
	XC2C256	6,000	256	40	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	184	2	5.7	-6 -7	<i>L-</i>	Ŀ-	m	17
	XC2C384	9,000	384	40	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3 240	240	4	7.1	-7 -10	-10	-10	m	17
	XC2C512	12,000	512	40	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3 1.5/1.8/2.5/3.3 270		4	7.1	-7 -10	-10	-10	m	17
	CoolRunner XPLA3 Family – 3.3 Volt	<b>XPLA3</b>	Family	- 3.3	Volt									
	XCR3032XL	750	32	48	3.3/5	3.3	36		2	-5 -7 -10	-7 -10	-10	4	16
	XCR3064XL	1,500	64	48	3.3/5	3.3	88		9	-6 -7 -10	-7 -10	-10	4	16
CALL XPLAN	XCR3128XL	3,000	128	48	3.3/5	3.3	108		9	-6 -7 -10	-7 -10	-10	4	16
	XCR3256XL	6,000	256	48	3.3/5	3.3	164		7.5	-7 -10 -12	-10 -12	-12	4	16
	XCR3384XL	9,000	384	48	3.3/5	3.3	220		7.5	-7 -10 -12	-10 -12	-12	4	16
	XCR3512XL	12,000	512	48	3.3/5	3.3	260		7.5	-7 -10 -12	-10 -12	-12	4	16

Package Options and User I/O

		CoolRunner-11			T.	-		3	<b>CORUNNEL</b>				
	ð	CoolRunner-II	ner-l	_			0	<b>CoolRunner XPLA3</b>	nner )	XPLA.	m		
	2C32A	7064∀	82128	32256	2C38¢	ZLSJZ	1XZE0E8	R3064XL	R3128XL	вззекг	R3384XL	R3512XL	
Pins Area <sup>1</sup>	.)X		ХС	СХС	СХС	с	JX		С	ХС	ХС	с	
QFN Packages (QFG) – quad flat no-lead (0.5 mm lead spacing)	quad fla	t no-lea	d (0.5	mm le	ad sp	acing)							
32 5 x 5 mm	21												
48 7 × 7 mm		37											
PLCC Packages (PC) – wire-bond plastic chip carrier (1.27 mm lead spacing)	vire-bon	d plasti	c chip	carrie	r (1.27	mm le	ad spa	cing)					
44 17.5 x 17.5 mm	mm 33	33					m	36 36					
PQFP Packages (PQ) – wire-bond plastic QFP (0.5 mm lead spacing)	wire-bon	d plasti	c QFP	(0.5 m	m lea	d spaci	(Bu						/
208 30.6 x 30.6 mm	m			173	173	173				164	172	180	
VQFP Packages (VQ) – very thin QFP (0.5 mm lead spacing)	very thin	0 QFP (0	.5 mm	lead s	pacin	(6							
44 12.0 x 12.0 mm	mm 33	33					36	36					
100 16.0 x 16.0 mm	m	64	80	80				68	84				
TQFP Packages (TQ) – thin QFP (0.5 mm lead spacing)	thin QFP	(0.5 mn	n lead	spacir	(bi								
144 22.0 x 22.0 mm	m		100	118	118				108	120	118*		
Chip Scale Packages (CP)	CP) – wire	- wire-bond chip-scale BGA (0.5 mm ball spacing)	chip-sc	ale B(	5A (0.	a mm b	all spa	cing)					
56 6 x 6 mm	33	45						48					
132 8 x 8 mm			100	106									
Chip Scale Packages (CS) – wire-bond chip-scale BGA (0.8 mm ball spacing)	:S) – wire	-bond	chip-sc	ale BC	3.0) Aã	a mm 8	all spa	cing)					
48 7 × 7 mm							36	5 40					
144 12 × 12 mm									108				
280 16 × 16 mm										164			
FGA Packages (FT) – wire-bond fine-pitch thin BGA (1.0 mm ball spacing)	ire-bond	fine-pi	tch thi	n BGA	(1.0 n	lled mr	spacir	(Bi					
256 17 × 17 mm				184	212	212				164	212	212	
FBGA Packages (FG) –	- wire-bond fine-line BGA (1.0 mm ball spacing)	ld fine-l	ine BG	A (1.0	mm	all spa	cing)						
324 23 x 23 mm					240	270					220	260	
* ITAG nins and nort enable are not nin comnatible in this nackane for this member of the family	hle are n	of nin co	mnatih	a in t	is nac	cane for	this m	amher of	the far	viiv			

\* JTAG pins and port enable are not pin compatible in this package for this member of the family. Note 1: Area dimensions for lead-frame products are inclusive of the leads.

www.xilinx.com/devices/

Xilinx CPLD



# Pb-free solutions are available. For more information about Pb-free solutions visit www.xilinx.com/pbfree

192

192

17 x 17 mm

FBGA Packages (FG) – wire-bond Fine-line BGA (1.0 mm ball spacing)

Note 1: Area dimensions for lead-frame products are inclusive of the leads.

	ŭ
	ĩ
	10
	ō
	-
	<u> </u>
	-9
$\sim$	Ĕ
	E
	E
	ŏ
1 🔺 i I	5
	<u>u</u>
	۳
	Ê

-																							
6		88256	ЗХ							168													192
		91226	ЗХ						133	166													166
3		77156	бох					81	133						81								
		80126	ЗХ			69		81	108						81								
	XC9500	7256	бох		34	69		72							72								
	5 X	9236	ЗХ		34							34						34					
		1X88Z56	ЗХ							168						117				192		192	
	ы	1X44126	ЗХ	acing)											81	117	acing)		117				
S.	XC9500XL	7X7256	бох	ad sp.	34		(gu					34	52		72		all spi	38			acing)		
	5X C9	7X9856	ЗΧ	mm le	34		spaci				g)	34	36				d mm	36			aall sp		
				(1.27			m lead				spacin			(6			A (0.8				mm		
		VX88226	бох	arrier			0.5 mi			168	lead			pacing		117	ale BG			192	A (1.27		
	2	VX44126	ЗΧ	chip c			QFP (				.5 mm			lead s	81	117	nip-s ca		117		d BG/		
	XC9500XV	VX2726	ЗΧ	lastic	34		olastic				2FP (0	34		5 mm	72		ond ch	38			tandaı		
	XC9	VX9556	ЗΧ	ond p	34		puoq				thin T(	34		EP (0.			vire-b	36			ond st		
			Area <sup>1</sup>	PLCC Packages (PC) – wire-bond plastic chip carrier (1.27 mm lead spacing)	17.5 x 17.5 mm	30.2 x 30.2 mm	PQFP Packages (PQ) – wire-bond plastic QFP (0.5 mm lead spacing)	23.3 x 17.2 mm	31.2 x 31.2 mm	30.6 x 30.6 mm	VQFP Packages (VQ) – very thin TQFP (0.5 mm lead spacing)	12.0 x 12.0 mm	12.0 x 12.0 mm	TQFP Packages (TQ) – thin QFP (0.5 mm lead spacing)	16.0 x 16.0 mm	22.0 x 22.0 mm	Chip Scale Packages (CS) – wire-bond chip-scale BGA (0.8 mm ball spacing)	7 x 7 mm	12 x 12 mm	16 x 16 mm	BGA Packages (BG) – wire-bond standard BGA (1.27 mm ball spacing)	27 x 27 mm	35.0 x 35.0 mm
			Pins	PLCC Pack	44	84	PQFP Pac	100	160	208	VQFP Pack	44	64	TQFP Pack	100	144	Chip Scale	48	144	280	BGA Pack	256	352

Product Term Clocks per Function Block		18	18	18	18		18	18	18	18		18	18	18	18	18	18
Global Clocks		m	m	m	m		m	m	m	m		m	m	m	m	m	m
IQ Speed Grade		NA	NA	NA	NA		-10	-10	NA	NA		-15	-15	NA	NA	NA	NA
sebead Grades (fastest to slowest)		<i>L</i> -	<i>L</i> -	<i>L</i> -	-7 -10		-7 -10	-7 -10	-7 -10	-7 -10		-7 -10 -15	-10 -15	-7 -10 -15 -20	-10 -15	-10 -15 -20	-15 -20
saberd bead? Isidead Grades (teavels to slowest)		-5 -7	-5 -7	-5 -7	-6 -7 -10		-5 -7 -10	-5 -7 -10	-5 -7 -10	-6 -7 -10		-5 -6 -10 -15	-7 -10 -15	-7 -10 -15 -20	-7 -10 -15	-10 -15 -20	-10 -15 -20
al9C .niq-ot-niq .niM		5	5	5	9		2	5	5	9		10	10	10	10	10	10
I/O Banking		-	-	2	4												
O\I mumixeM		36	72	117	192		36	72	117	192		36	72	108	133	166	192
ldifsqmoጋ əpefloV fuqfuO		1.8/2.5/3.3	1.8/2.5/3.3	1.8/2.5/3.3	1.8/2.5/3.3		2.5/3.3	2.5/3.3	2.5/3.3	2.5/3.3		5	5	5	2	ß	5
əlditsqmo⊃ əpstloV tuqnl		2.5/3.3	2.5/3.3	2.5/3.3	2.5/3.3		2.5/3.3/5	2.5/3.3/5	2.5/3.3/5	2.5/3.3/5		5	5	5	5	5	Ŋ
Product Terms per Macroco	olt	06	06	06	06	olt	06	06	06	06		06	06	06	06	06	06
Macrocells	2.5 V	36	72	144	288	3.3 Volt	36	72	144	288	5 Volt	36	72	108	144	216	288
səten Gates	amily –	800	1,600	3,200	6,400	amily –	800	1,600	3,200	6,400	ily - 5 \	800	1,600	2,400	3,200	4,800	6,400
	XC9500XV Family – 2.5 Volt	XC9536XV	XC9572XV	XC95144XV	XC95288XV	XC9500XL Family –	XC9536XL	XC9572XL	XC95144XL	XC95288XL	XC9500 Family –	XC9536	XC9572	XC95108	XC95144	XC95216	XC95288

## Package Options and User I/O

Clocking Speed (su) ʎe I/O Features ll9:

**Product Selection Matrix – 9500 Series** 



## Xilinx Software – ISE 8.1i

www.xilinx.com/ise

# ISE<sup>TM</sup> 8.1i – Powered by ISE Fmax Technology

Actual         Extension         Extension           Bulkit         Figure Science         Mental Science         Mental Science           Dotas         Vino <sup>11</sup> Science         Mental Science         Mental Science           Dotas         Vino <sup>11</sup> Science         Mental Science         Mental Science           Dotas         Vino <sup>11</sup> Science         Mental Vino <sup>11</sup> Science         Mental Vino <sup>11</sup> Science           Dotas         Vino <sup>11</sup> Science         Mental Vino <sup>11</sup> Science         Mental Vino <sup>11</sup> Science           Science         Science         Mental Vino <sup>11</sup> Science         Mental Vino <sup>11</sup> Science           Science         Science         Science         Mental Vino <sup>11</sup> Science         Mental Vino <sup>11</sup> Science           Description         Science         Science         Science         Mental Vino <sup>11</sup> Science           Science         Science         Science         Science         Science         Science           Science <td< th=""><th></th><th></th><th></th><th></th></td<>				
A         Microsoft Windows, 2000 / Wing           Interview         Windows, 2000 / Wing           Interview         Viters, XCY95 - XCV600           Viters, Wing         Viters, XCY96 - XCV600           Viters, KCY96 - XCV600         Viters, KCY96 - XCV600           Viters, KCY96 - XCV600         Viters, KCY97 - XCV600           Viters, KCY96 - XCV600         Viters, KCY96 - XCV600           Viters, KCY97 - XCV900         Viters, KCY97 - XCV900           KCK91         Viters, KCY97 - XCV900           KCK91         Viters, KCY97 - XC9100, XC951500           KCK91         Viters, KC4000, XC951500           KCK91         Viters, KC4000, XC951500		Feature	ISE WebPACK"	ISE Foundation"
Vites: "Selis         Vites: X: CN05 XCV600           Nites: I: X: CN15 XCV600         Vites: X: XC16 XCV600           Nites: I: X: CN15 XCV600         Vites: X: XC16 XCV600           Nites: I: X: CN15 XCV70 XCV600         Vites: X: XC16 XCV600           Nites: I: X: CN15 XCV70 XCV600         Vites: X: XC16 XCV600           Nites: I: X: CN15 XCV70 XCV600         Vites: X: XC16 XCV600           Nites: I: X: CN15 XCV701 XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: CN15 XCV701 XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: CN16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: CN16 XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: CN16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 XCV600         Vites: I: X: XC16 XCV600           Nites: I: X: XC16 X	Platforms		Microsoft Windows 2000 / XP Red Hat Enterprise Linux 3 (32 bit)	Microsoft Windows 2000 / XP Sun Solaris 2.8 or 2.9 Red Hat Enterprise Linux 3 (32 & 64 bit)
Spartan- <sup>1</sup> /L Series         Spartan- <sup>2</sup> : XC351500.           Spartan- <sup>2</sup> : XC351500.         Spartan- <sup>2</sup> : XC35100.           Spartan- <sup>2</sup> : XC35100.         Spartan- <sup>2</sup> : XC35100.           Collumer-II <sup>m</sup> Collumer-II <sup>m</sup> Collumer-II <sup>m</sup> Spartan- <sup>2</sup> : AI           Collumer-II <sup>m</sup> Spartan- <sup>2</sup> : AI           Collumer-II <sup>m</sup> Spartan- <sup>2</sup> : AI           Collumer-II <sup>m</sup> Collumer-II <sup>m</sup> Collumer-II <sup>m</sup> Spartan- <sup>2</sup> : AI           State Diagan Editor         Minit Automotive Spartan- <sup>2</sup> : AI           State Diagan Editor         Minit Automotive Spartan- <sup>2</sup> : AI           State Diagan Editor         Minit Automotive Spartan- <sup>2</sup> : AI           State Diagan Editor         Minit Automotive Spartan- <sup>2</sup> : AI           State Diagan Editor         Minit Automotive Spartan- <sup>2</sup> : AI           State Diagan Editor         Minit Ai           Milit Areac	Devices	Virtex <sup>1M</sup> Series	Virtex: XCV50 - XCV600 Virtex: XCV50 - XCV600E Virtex:II : XCV30 - XCV600 Virtex:II Pro: XC2V2 - XC2V77 Virtex:AI Pro: XC2V22 - XC2V77 UX: XC4VX25 X: XC4VX25 FX: XC4VX25 FX: XC4VX25 FX: XC4VX20 Virtex:QR: XQV100 - XQV600 Virtex:E Q: XQV600E	ALL
colRumer/In CooRumer/In CooRumer/In CooRumer/In XC5500 <sup>th</sup> Series     colRumer/In CooRumer/In XC5500 <sup>th</sup> Series       xC5500 <sup>th</sup> Series     schematic Editor       HDL Editor     schematic Editor       RIL & Technology Vewens     schematic Editor       RIL & Technology Vewens     ad Party RL Checker Support       Architecture Wizards     ad Party RL Checker Support       XIIInx System Generator for DSP     ad Party RL Checker Support       KIIIn System Generator for DSP     methoded Design Kit (EDK)       XST - XIIInx Synthesis Technology     Mentor Graphics LeonardoSpectrum       Mentor Graphics LeonardoSpectrum     Mentor Graphics Precision RH)       Synplify/Prof/Pemiler     Synplify/Prof/Pemiler       Synplify/Prof/Pemiler     Synplify/Prof/Pemiler       Synplify/Prof/Pemiler     Synplify/Prof/Pemiler		Spartan <sup>TM</sup> Series	Spartan-IIVIIE: All Spartan-3: XC3550 - XC351500 Spartan-3E: All Spartan-3I: XC351000L XC351500L XA (Xilinx Automotive) Spartan-3: All	Spartan-II/IIE: All Spartan-3E: All Spartan-3E: All Spartan-3L: All XA (Xilinx Automotive) Spartan-3: All
XCS500 <sup>th</sup> Series     XCS500 <sup>th</sup> Series       Rtt V     Schematic Editor       HDL Editor     State Diagram Editor       State Diagram Editor     State Diagram Editor       Xlimx CORE Generator System <sup>TM</sup> RfL & Technology Viewers       PACE (Phout & Area Constraint Editor)     Area       Archinecture Wizards     Jard Party RfL Checker Support       Xlimx System Generator for DSP     Area       ed System     Embedded Design Kit (EDK)       knoror Graphics LeonardoSpectrum     Mentor Graphics LeonardoSpectrum       Mentor Graphics Precision Physical     Symplify/Pro/Premier       Symplify/Pro/Premier     Symplify/Pro/Premier       Symplify/Pro/Premier     Symplify/Pro/Premier		CoolRunner <sup>IM</sup> XPLA3 CoolRunner-II <sup>TM</sup> CoolRunner-IIA		All
Inty     Schematic Editor       HDL Editor     State Diagram Editor       State Diagram Editor     State Diagram Editor       Xilinx CORE Generator System™     RTL & Technology Viewers       RTL & Technology Viewers     Area       Achitecture Wizards     Area       Jord Party RTL Checker Support     Xilinx System Generator for DSP       ed System     Embedded Design Kt (EDK)       k     XST - Xilinx Synthesis Technology       Mentor Graphics LeonardoSpectrum     Mentor Graphics LeonardoSpectrum       Mentor Graphics Precision Physical     Synplify/Pro/Premier       Synplify/Pro/Premier     Synplify/Pro/Premier       Synplify/Pro/Premier     Synplify/Pro/Premier		XC9500 <sup>TM</sup> Series		All
HDL Editor       State Diagram Editor       State Diagram Editor       Xilinx CORE Generator System <sup>1M</sup> RTL & Technology Viewens       PACE (Prinout & Area Constraint Editor)       Architecture Wizards       3rd Party RTL Checker Support       Xilinx System Generator for DSP       ed System       Embedded Design Kit (EDK)       XST - Xilinx Synthesis Technology       Mentor Graphics LeonardoSpectrum       Mentor Graphics Predsion RTL       Mentor Graphics Predsion RTL       Synplity/Prof/Pemiler       Synplity/Prof/Pemiler       Synplity/Prof/Pemiler       Synplity/Prof/Pemiler       Synplity/Prof/Pemiler       Synplity/Prof/Pemiler       Synplity/Prof/Pemiler       Synplity/Prof/Pemiler	Jesign Entry	Schematic Editor		Yes
State Diagram Editor     State Diagram Editor       Xilinx CORE Generator System™     RTL & Technology Viewers       RTL & Technology Viewers     PACE (Pinout & Area Constraint Editor)       Architecture Wizards     Jard Party RTL Checker Support       State Diagram Editor     Architecture Wizards       State Diagram Editor     Architecture Wizards       Architecture Wizards     Silinx System Generator for DSP       ed System     Embedded Design Kt (EDK)       k     XST - Xilinx Synthesis Technology       Mentor Graphics LeonardoSpectrum     Mentor Graphics LeonardoSpectrum       Mentor Graphics Precision RTL     Mentor Graphics Precision RTL       Synplify/Pro/Premier     Synplify/Pro/Fremier       Synplify/Pro/Fremier     Synplify/Pro/Fremier		HDL Editor		Yes
Klinx CORE Generator System <sup>1M</sup> Klinx CORE Generator System <sup>1M</sup> RTL & Technology Viewers     PACE (Pinout & Area Constraint Editor)       Architecture Wizards     Architecture Wizards       3rd Party RTL Checker Support     Xlinx System Generator for DSP       Architecture Wizards     Stift (EDK)       Klinx System Generator for DSP     Mentor Graphics Technology       Mentor Graphics LeonardoSpectrum     Mentor Graphics Predision RTL       Mentor Graphics Predision RTL     Symplify/Pro/Premier       Symplify/Pro/Premier     Symplify/Pro/Premier       Symplify/Pro/Premier     Symplify/Pro/Premier		State Diagram Editor	Microsoft	Windows only
RTL & Technology Viewers     RTL & Technology Viewers       PACE (Pinout & Area Constraint Editor)     Architecture Wizards       Architecture Wizards     3rd Party RTL Checker Support       Strimt System Generator for DSP     Klimx System Generator for DSP       Kilmx System Generator for DSP     Klimx System Generator for DSP       Robust RTL Checker Support     Klimx System Generator for DSP       Robust RTL     Mentor Graphics Technology       Mentor Graphics LeonardoSpectrum     Mentor Graphics Predision RTL       Mentor Graphics Predision Physical     Symplify/Pro/Premier       Symplify/Pro/Premier     Symplify/Pro/Premier       ABEL     ABEL		Xilinx CORE Generator System <sup>TM</sup>		Yes
PACE (Pinout & Area Constraint Editor)       Architecture Wizards       Architecture Wizards       3rd Party R1L Checker Support       Xlinx System Generator for DSP       ed System       Embedded Design Kit (EDK)       KST - Xlinx Synthesis Technology       Mentor Graphics LeonardoSpectrum       Mentor Graphics Predision R1L       Mentor Graphics Predision R1L       Mentor Graphics Predision R1L       Synplify/Pro/Premier       Synplify/Pro/Premier       Synplify/Pro/Premier		RTL & Technology Viewers		Yes
Architecture Wizards     architecture Wizards       3.dd Party R1L Checker Support     Xliimx System Generator for DSP       ed System     Embedded Design K1 (EDK)       ks     XST - Xliinx Synthesis Technology       Mentor Graphics Feedsion R1L     Mentor Graphics Feedsion R1L       Mentor Graphics Precision R1L     Mentor Graphics Precision R1L       Symplify/Pro/Premier     Symplify/Pro/Premier       Symplify/Pro/Premier     Symplify/Pro/Premier		PACE (Pinout & Area Constraint Editor)		Yes
3rd Party RLL Checker Support       Xlinx System Generator for DSP       ed System       Embedded Design Klt (EDK)       Embedded Design Klt (EDK)       Mentor Graphics LeonardoSpectrum       Mentor Graphics Precision RTL       Mentor Graphics Precision RTL       Mentor Graphics Precision RTL       Symopsys DC-FPGA Compiler       Symplicity Amplity Physical Synthesis       ABEL		Architecture Wizards		Yes
A Sinx System Generator for DSP       ed System       Embedded Design Kt (EDK)       Embedded Design Kt (EDK)       Karter Status       Mentor Graphics teonardoSpectrum       Mentor Graphics teonardoSpectrum       Mentor Graphics Precision RTL       Mentor Graphics Precision RTL       Symplify/Pro/Premier       Symplify/Pro/Premier       Symplify/Pro/Fremier       ABEL		3rd Party RTL Checker Support		Yes
ed System Embedded Design Kt (EDK) XST - Xilinx Synthesis Technology Mentor Graphics LeonardoSpectrum Mentor Graphics Predsion RTL Mentor Graphics Predsion RTL Mentor Graphics Predsion Physical Synplify/Pro/Premier Synplify/Pro/Premier ABEL		Xilinx System Generator for DSP	Sold a	s an Option
XST - Xilinx Synthesis Technology Mentor Graphics LeonardoSpectrum Mentor Graphics Prevision RTL Mentor Graphics Prevision RTL Mentor Graphics Prevision RTL Synopsys DC-FPGA Compiler Synopsys DC-FPGA Compiler Synplicity Amplity Physical Synthesis ABEL	mbedded System Iesign	Embedded Design Kit (EDK)	Sold a	s an Option
or Graphics LeonardoSpectrum or Graphics Predsion RTL or Graphics Predsion Physical isy DC-FPGA Compiler isy Amplity Physical Synthesis	ynthesis	XST - Xilinx Synthesis Technology		Yes
or Graphics Precision RTL. or Graphics Precision Physical Isys DC-FPGA Compiler fig/Pro/Premier icity Amplity Physical Synthesis		Mentor Graphics LeonardoSpectrum	Integra (EDIF Inte	ted Interface rface on Linux)
or Graphics Precision Physical Joys DC-FPGA Compiler fij/Pro/Premier icity Amplity Physical Synthesis		Mentor Graphics Precision RTL	Integra	ed Interface
asjs DC-FPGA Compiler ify/ProfPremier icity Amplity Physical Synthesis		Mentor Graphics Precision Physical	EDIF	Interface
fiy/Pco/Pemier ticty Amplify Physical Synthesis		Synopsys DC-FPGA Compiler	EDIF	Interface
icity Amplify Physical Synthesis		Synplify/Pro/Premier	Integra	ted Interface
		Synplicity Amplify Physical Synthesis	EDIF	Interface
		ABEL	CPLD (Micros	oft Windows only)

Plandhead™       Timing Driven Place & Route       Iming Driven Place & Route       Iming Improvement Wizard       Xplore       Programming       MPACT/System ACE™/ CableServer       Board Level       Illis / STAMP / HSPICE* Models       Integration       ChipScope PRO™       ChipScope PRO™       Graphical Testbench Editor       SE Simulator Lite       ModelSim® XE III Starter       ModelSim® XE III Starter       ModelSim® XE III Starter       Static Timing Analyzer       FPGA Editor with Probe       ChipViewer       XPower (Power Analysis)       Statis Equivalency       Checking Support       SMARTModels for PowerPC™       SMARTModels for PowerPC™
--

\*HSPICE and ELDO Models are available at the Xilinx Design Tools Center at www.xilinx.com/ise

For more information, visit www.xilinx.com/ise



**79** 



Today's marketplace demands integrated world class solutions. The Xilinx Alliance Program assures you of the best available "total solutions" combining Xilinx programmable logic with key technologies from our Alliance Program members.

All Xilinx Alliance Program members contribute to a broad selection of industry-standard solutions dedicated for use with Xilinx programmable logic. Members provide at least one of the following products or services for Xilinx current device families or development flows:

- Board-Level Products
   DSP Tools
- EDA Tools

- Design Services
- Electronic Components
- Embedded Processor

**Related Products** 

- Integrated Circuits
- IP Cores

Furthermore, Xilinx Alliance Program members are a worldwide resource. Members that supply products have the staffing and infrastructure to support multiple customers from differing geographies at one time.

For a complete description of Xilinx Alliance Program members' products, services, and contact information, please visit our website at *www.xilinx.com/alliance/*.

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>3T BV</b> <i>www.3t.nl</i> Design services: specialized in measurement instruments, fail-safe controlling, medical equipment, communication & computer peripherals		V						
<b>4i2i Communications Ltd.</b> <i>www.4i2i.com</i> Video Coding, Modems (OFDM), Error Correction								~
<b>A2E Technologies, LLC</b> <i>www.a2etechnologies.com</i> Verilog, VHDL, DSP, Virtex, Spartan, video, automotive, telecom		~						~
Accelchip Inc. www.accelchip.com DSP cores that directly implement matrix operations in markets such as Communications, Intelligence, Electronic Warfare, Radar, and Sonar.			~					~
Accelerated Technology www.acceleratedtechnology.com Accelerated Technology provides products and services worldwide to a wide variety of end-users, OEMs and IC vendors.						~		

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
Accent Srl www.accent.it Design services and platform-level intellectual property in the field of telecommunications, multimedia applications, and low-power general computing		<b>v</b>						
Accord Software & Systems Pvt. Ltd. www.accord-soft.com Digital Base band processing		~						
Addvalue Technologies Ltd. www.addvaluetech.com Digital wireless and broadband communications solution provider, focusing on wireless and digital technologies		v						
ADI Engineering, Inc. www.adiengineering.com Solutions for high-speed communications, embedded computing, multimedia, and signal processing products	~	~		X				
Advanced Electronic Designs, Inc. www.aedmt.com Design services and manufacturing support specializing in hardware and software design for embedded systems	<b>v</b>	V						~
Advanced Principles Group, Inc. www.advancedprinciples.com High-Speed, Complex FPGA designs, and Reconfigurable Computing		~		v		7		
AEE Engenharia Eletronica www.aee.com.br Board level design; GPS, GSM, & CDMA interface; A/D & D/A conversion; wireless, sensors and video	v	~						
<b>Alatek, Inc.</b> <i>www.alatek.com</i> Processors and peripherals					~			
Algotronix, Ltd. www.algotronix.com Implementation of algorithms on FPGAs, Security and Cryptography		~						~
<b>Aliathon Ltd.</b> <i>www.aliathon.com</i> Telecom and SONET		~						~
<b>Alpha Data Parallel Systems Ltd.</b> <i>www.alpha-data.com</i> Reconfigurable computing for industry standard platforms PCI, PCI-X, CompactPCI, VME and PMC	V	v	v					~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Altium Ltd.</b> <i>www.altium.com</i> PCB/FPGA Design Flow					~			
Amirix Systems, Inc. www.amirix.com Complex FPGAs, high performance boards, embedded software design	~	~				~		
Amphion Semiconductor, Ltd. www.conexant.com/products/entry.jsp?id=182 DSP, wireless communications and multimedia cores							~	~
Andraka Consulting Group, Inc. www.andraka.com Exclusively FPGAs for DSP since 1994. Applications include radar, sonar, digital communications, imaging, and video	V	~		K				~
Apache Design Solutions Virtex-II Pro 3Gb/s RocketIO MGT models for Apache NSPICE					<b>~</b>			
Apical Limited www.apical-imaging.com Video and image processing				/				~
ARC International plc www.arc.com Configurable RISC/DSP 32 bit processor, peripherals (USB, Ethernet), RTOS, software and development tools						~		~
Array Electronics www.array-electronics.com DDR SDRAM memory controller, telecommunication, DSP and computational applications, high speed serial interfaces (LVDS, CDR, MGT) Automotive interfaces (MOST, I2C, Flash, SH4 bus) ASIC to FPGA migration	~	~						~
Artaflex Inc. www.artaflex.com Design for commercial and consumer products, and technical expertise in digital video, audio, and communications		v						
ASICS World Service, Ltd. www.asics.ws Networking, CPUs, DSPs, DSP functions, interface controllers, storage controllers, encryption/decryption, visualization, etc	v	v						~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Aspen Logic, Inc.</b> <i>www.aspenlogic.com</i> Verification, design, and implementation of FPGA Logic for cores and systems		~						~
Aspire Design Ltd				~				
Assystem Brime SAS www.brime-sas.fr Design services, starting from specifications up to the development, testing, and delivery of electronic and mechanic equipments		v						
Ateme SA       www.ateme.com       DSP, video codecs	~							~
Atmark Techno, Inc. www.atmark-techno.com Linux for MicroBlaze, Embedded system designs, network		~						
Atrenta RTL Linter					~			
Auspy Development Inc. Design Partitioning					~			
Avnet Design Services www.ads.avnet.com Xilinx FPGA Design Services specializing in the integration of customer developed and third party IP	~	~		1		1		~
AVT GmbH www.avt-ilmenau.de Application development, FPGA-Introduction of SMEs, Development Kits, Consulting, Graphical Programming	~	~	v	~				~
<b>Barco-Silex</b> <i>www.barco-silex.com</i> High Speed and High Complexity FPGA designs	~	<b>v</b>						~
BayNet Technology, Inc. www.baynetinc.net Sonet, Ethernet, POS, ATM SFI-4, SPI-4, PCI Bus and Intel microprocessors		~						v
Bellnix Co., Ltd. www.bellnix.com Power supply solutions				~				
<b>Benchmark Electronics, Inc.</b> <i>www.bench.com</i> EMS/JDM team; product design, support, introduction, and launch into volume production		~						

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Birger Engineering, Inc.</b> <i>www.birger.com</i> Image processing, compression algorithms, cameras, and high-speed ASIC/FPGA design		~						~
BitSim AB www.bitsim.com Design services; DSP, video, 3G, and WLAN designs; high-speed prototyping boards		~						~
Bottom Line Technologies, Inc. www.bltinc.com FPGA, Product, System design services firm. Networking, Datacom, Telecom, Video, PCI, Signal Processing, Military, Aerospace		v						
BYO Solutions Design Partitioning					~			
<b>C &amp; D Technologies, Inc.</b> <i>www.cdtechno.com</i> Power supplies	~	~		~		X		
Calyptech Pty Ltd.         www.calyptech.com         Packet over Sonet, ATM, xDSL		<b>v</b>						~
<b>CAST, Inc.</b> <i>www.cast-inc.com</i> General purpose IP for processors, peripherals, multimedia, networking, encryption, serial communications and bus interfaces.						1		~
<b>Celoxica Ltd.</b> <i>www.celoxica.com</i> Development tools for immersed PowerPC processor	~	v	~		V	~		
<b>Centrex AS</b> <i>www.centrex.no</i> Design services for electronic products, analog and digital hardware/software.		~				~		
<b>CES Design Services</b> <i>www.ces-designservices.com</i> Platform-oriented SoC/FPGA/PCB and firmware design in telecom, industrial and video-processing. Customized solutions: concept, verification, prototypes	v	v		v		v		v
<b>CG-CoreEl Programmable Solutions Pvt. Ltd.</b> <i>www.cg-coreel.com</i> System-on-chip designs for telecommunication, networking and DSP	v	v		v				v

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>CHESS Embedded Technology</b> <i>www.chess.nl</i> Embedded hardware and software design of products and services at the chip, board, and system level		v				v		~
<b>Colorado Electronic Product Design, Inc.</b> <i>www.cepdinc.com</i> Designing embedded systems with FPGAs for DSP and interface for medical, consumer, aerospace and millitary	<b>v</b>	~				~		
Comit Systems, Inc. www.comit.com SoC, embedded ARM MIPS PowerPC, IBM CoreConnect, high-speed platform FPGA design		~						
<b>Comm Logic Design, Inc.</b> <i>www.commlogicdesign.com</i> Design and consulting services in hardware, FPGA, software and microcode development		~						v
Computex Co., Ltd Development tools for immersed PowerPC processor						~		
<b>Condor Engineering Inc</b> <i>www.condoreng.com</i> Avionics network and databus; 1553 bus						1		~
<b>Controlnet India Private Limited</b> <i>www.controlnetindia.com</i> ASIC/SoC Analog/RF FPGA Design Services, IP Development, domain: Ethernet, IEEE1394, USB, Security, PCI, WLAN, Infiniband	V	~						
Convergence Media Solutions, Ltd. www.convergencelimited.com Video broadcast and telecoms		<b>v</b>						~
<b>Convergent Designs, LLC</b> <i>www.convergent-design.com</i> Analog to digital video/audio conversion and processing products		~						
<b>Corelis, Inc.</b> <i>www.corelis.com</i> Development tools for immersed PowerPC processor	~	~			~	~		
<b>Coreworks, Lda</b> <i>www.coreworks.pt</i> DSP, Audio, Video, Communications, Test & Verification, PicoBlaze, MicroBlaze, PPC and EDK		V						~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Cottonwood Technology</b> <i>www.ctwdtech.com</i> Military and commercial designs, complex systems, video systems and networking systems		~						
<b>CoWare, Inc.</b> <i>www.coware.com</i> Hierarchical Block Diagram for DSP			~		~	<b>v</b>		
<b>Crossbow Technologies, Inc.</b> <i>www.crossbowip.com</i> System Interconnect IP for on-chip and chip-to-chip multi-processing.	~							~
<b>Cyntila Pty. Ltd.</b> <i>www.cyntila.com</i> Design and consulting services in Hardware, FPGA, Software and complete turnkey product development services.				K				
<b>D&amp;T Inc.</b> <i>www.dntinc.com</i> Display (Monitor & TV, TFT LCD, PDP, and Projector).		V						~
DAIHEN Corporation www.advanced-ip.jp VxWorks for Xilinx Virtex-II Pro, MicroBlaze, 8051, and AX1610		~				1		
Dark Room Technologies, Inc. www.darkroom.com Application development, OS device drivers, PCB design and layout, prototype assembly and test	~	~				~		v
DATA RESPONS ASA www.datarespons.com Embedded solutions within the industrial, military and telecom market place		~						
Datatek Application, Inc. www.datatekcorp.com VHDL or Verilog, specializing in integrated hardware/software solutions		~						
<b>D-CLUE Technologies CO., Ltd</b> <i>www.d-clue.com</i> designs for a wide variety of industrial and consumer electronics applications such as digital cameras, printers, data storage and communications	6	v						
<b>Delphi Engineering Group</b> <i>www.delphieng.com</i> FPGA Design Services and Products using Xilinx FPGAs	~	~						

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Deltatec S.A.</b> <i>www.deltatec.be</i> IP and services for digital imaging, DSP, multimedia, PCI and datacom.	~	V				~		~
Derivation Systems, Inc. www.derivation.com IP cores for high assurance hardware/software applications and embedded systems products; 32-bit Java processor core.	v	v						~
Design Gateway Co., Ltd. www.design-gateway.com System Design / Development, LSI layout, development/Design of ASIC/FPGA and others		~						
Design Interface Ltd www.design-interface.com Electronic systems design consultants	~	~		~				
Digicom Answers Pty. Ltd.www.fpga.com.auHigh speed, line-rate packet processing to 40Gb/s(OC768); High speed interface bridging;Performance analysis; Test and measurement.		V						
Digital Communications Technologies, Ltd. www.dctl.com Embedded JAVA solutions	~	<b>~</b>				1		~
<b>Digital Core Design</b> <i>www.dcd.pl</i> Microprocessor, microcontroller, floating point and serial communication controller cores		~				~		~
<b>Digital Design Corporation</b> <i>www.digidescorp.com</i> Design services and products: specializing in image processing, video, communications, DSP, audio, automotive, controls, interfaces		~						~
<b>Dillon Engineering, Inc.</b> <i>www.dilloneng.com</i> FFT, DSP and Image Processing in FPGAs		~						~
<b>Dolphin Integration</b> <i>www.dolphin-integration.com</i> Bus interface, processor, peripheral and DSP cores; EDA software.					<b>~</b>			~
<b>Drivven, Inc.</b> <i>www.drivven.com</i> 8051, single-board computers, automotive engine control.		~						~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
DRS Technologies www.drs.com Design services specializing in FPGAs for DSP, including the manufacturer of Virtex reconfigurable computing boards		v						
<b>DSPIA, Inc.</b> <i>www.dspia.com</i> DSP, Communications, Networking, and Embedded Microprocessor applications		~						
<b>Duma Video, Inc.</b> <i>www.dumavideo.com</i> Digital video, AES/EBU audio, MPEG and DCT cores; real-time MPEG-2 HD & SD compression	<b>v</b>	v						~
<b>Dynalith Systems Co. Ltd.</b> Dynalith Systems develops and markets specialized hardware and EDA solutions that enable electronic system designers to verify their design in real hardware environments at an early design stage and, thereby significantly reduce time-to-market.	~	~			v			
<b>EASii IC</b> <i>www.easii-ic.com</i> Design services for electronic products, analog and digital hardware/software				/		v		
Eden Networks, Inc. www.edennetworks.com Turn-key design services, specializing in telecom and networking designs (Ethernet, SONET, ATM, VoIP)	V	V		-				~
Edgewood Technologies, LLC klfrick@comcast.net Telecommunications, TDM, LAN, WAN, SDRAM, EDAC, SoC, DSP		~						
EDS Ireland Limited www.edsire.com			~					
<b>elnfochips, Ltd.</b> <i>www.einfochips.com</i> PCI Express designs, High-speed, DSP FPGA designs, Hand held devices design	~	~				~		~
<b>Electronic Design Associates, Inc.</b> <i>edadan@comcast.net</i> Digital Telephony at rates from sub-DS0 through SONET		~						
<b>Embedded Element Science &amp; Tech Co., Ltd.</b> <i>www.eestd.com</i> Embedded System; FPGA; DSP; PCI/CPCI		~						

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Embedded Systems Design, Inc.</b> <i>www.esdnet.com</i> Embedded FPGA, DSP, and Software design		~						
<b>Enea Epact AB</b> <i>www.epact.se</i> Embedded systems, RTOS, DSP, telecom/ datacom, medical, industrial, military, automotive, and consumer product designs.		~						
Enpirion, Inc. www.enpirion.com Power supplies				~				
<b>Enterpoint Ltd.</b> <i>www.enterpoint.co.uk</i> Design Services & Development Boards - Video, Telecom, Military and High Speed design specialities	V	v						~
eSOL Co., Ltd www.esol.co.jp/english/ RTOS for immersed PowerPC processor/ MicroBlaze SPC								
Eureka Technology www.eurekatech.com Silicon proven IP for CPU interface, PCI, PCMCIA, memory control, and other peripheral functions for SoC designs		V						~
<b>Evatronix SA</b> <i>www.evatronix.pl</i> FPGA design services, HDL modeling (IP on demand, verificationenvironments), hardware & software development for embedded systems		v						~
<b>Exalinx, Inc.</b> <i>exalinx@yahoo.com</i> Design services; ASIC emulation for high speed communications and wireless applications; reference designs	~	~						~
<b>F.C.D. ASICS</b> <i>www.fcd.co.il</i> Memory controllers, video algorithms, cameras, matlab conversions, utopia.		~						
<b>Faraday Technology Corporation</b> <i>www.faraday.com.tw</i> CPU, DSP, MCU, Data Transmission, Peripheral, USB, SATA, Ethernet								~
<b>Fidus Systems, Inc.</b> <i>www.fidus.ca</i> Design Services: FPGAs: communications, video, DSP, interface conversions, ASIC verification. Hardware, PCB layout, software, SI/EMC	v	~				v		

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
Fishtail Design Automation Automatic timing constraint generation.					~			
Flexibilis Oy www.flexibilis.com PCI designs, Ethernet designs, Linux device drivers,etc.		~						
Flextronics Design www.flextronics.com Complete product design and development services for high speed communications, reconfigurable computing, imaging, audio/video and military		v						
Flextronics Design www.flextronics.com Complete product design and development services for high speed communications, reconfigurable computing, imaging, audio/video and military		v						
FPTek, Inc. www.fptek.com Consulting and electronic design expertise in FPGA, H/W, DSP, S/W and embedded firmware systems		~						
Fundacion Robotiker www.robotiker.com Design services for Next Generation Network technology and Software Defined Radio, from ASIC/FPGA, HW&SW to turn-key embedded systems.		v						
GDA Technologies, Inc. www.gdatech.com Electronic design services	v	~						<i>v</i>
Gemstone Communications, Inc. www.gemstone.com.tw Telecom/Datacom converge ASIC/FPGA Subsystem design		~						
<b>Global R&amp;D Ltd.</b> <i>www.global-rd.com</i> Electronics development for startups		~						
<b>GV &amp; Associates, Inc.</b> <i>www.gvassociates.com</i> Boards and expertise in DSP, processor, software, analog and RF design.	~	~						
HARDI Electronics AB www.hardi.com Our products are based on Xilinx devices and target ASIC Prototyping	~				V			

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
HCL Technologies, Ltd. www.hcltechnologies.com High Speed Board, ASIC, FPGA Design & Verification Services in Avionics, Medical, Networking/Telecom, Consumer Electronics		v						
Helion Technology Limited www.heliontech.com Design services and IP for FPGA with a focus on Data Security, Wireless and DSP		~						~
iCoding Technology, Inc. www.icoding.com Turbo Code related error correction products including system design								~
id3 Semiconductors www.id3semiconductors.com Electronics design, FPGA design	✓	~				~		
IDERS, Inc. www.iders.ca Contract electronic engineering and EMS resource, providing complete product cycle ranging from specifications to production		v						
Iflect Technologies India Pvt Ltd www.iflect.com FPGA, VLSI, Embedded, Video, Interface, IP		<b>~</b>				1		
Image Processing Techniques, Ltd. www.imageproc.com Broadcast video and effects	v	~						
Image Technology Laboratory Corp. www.gazogiken.co.jp Embedded system design, DSP, image-processing and advanced multimedia product design	~	~				~		
Imaging Solutions Group www.isgchips.com Custom Camera, Image Processing and Video System Design.		~						
<b>Indesign, LLC</b> <i>www.indesign-llc.com</i> Hardware/firmware design, embedded systems, DSP, FPGA, RF		~						
Industrial Technology Research Institute www.itri.org.tw RF IC Technology, Mixed-Mode IC Technology, Optical IC Technology, Radio Processor Technology, IP and Platform Technology.	V							~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Innovative Computer Technology</b> electronic systems, board-level designs, FPGAs, and CPLDs. FPGAs have been developed for data communications, Telecommunications, laboratory instrumentation, microprocessor- based boards		v						
Integnology Corporation www.integnology.com High resolution DVI, PCI-X and other high- speed serial interfaces, DDR SDRAM memory interface, and Gigabit Ethernet		v						
Intelliga Integrated Design, Ltd. www.intelliga.co.uk Digital Automotive Networks, Embedded serial communications, Microcontroller design	~	~						~
Intrinsix Corporation www.intrinsix.com IP-enabled FPGA & ASIC Design Solutions		~				X		~
Intrinsyc, Inc. www.intrinsyc.com High Speed FPGA Interfacing Designs and IP cores and development systems.	~	~				~		V
IO Technologies A/S www.iotech.dk Hard and software technology platforms, WebNet uServer and uLinux, processor systems, engineering services		~						
iWave Systems Technologies Pvt. Ltd. www.iwavesystems.com Embedded hardware and software turnkey design services	~	v				<b>v</b>		~
JAPS Elektronik AB www.japs.se Embedded real-time designs from concept to serial production.		~						
Jennic, Ltd. www.jennic.com ATM, SONET, wireless LAN		<b>v</b>						
Knowledge Resources GmbH www.knowres.com Full service custom electronics designs for high- performance data and video processing devices.	~	~						~
Koos Technical Services, Inc. www.koostech.com Communications and Digital Signal Processing.		~						

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
Lauterbach Datentechnik GmbH www.lauterbach.com Development tools for immersed PowerPC processor						~		
Liewenthal Electronics Ltd. www.liewenthal.ee Embedded systems design services. Development of software and hardware including Virtex and Spartan FPGAs		V						
LiveDevices Ltd. (ETAS Group) RTOS for immersed PowerPC processor						~		
Loarant Corporation www.loarant.com Proprietary 16-bit RISC CPU; embedded system design.	~	v	~	~		v		~
Logic Development APS				~				
Logic Product Development www.logicpd.com Full service product development, including Industrial Design, Mechanical, Electrical, and Software Engineering		~						
LYRtech, Inc. www.lyrtech.com DSP/FPGA Development Board: Matlab® Simulink integrated and Turn-key Solutions	~	~	~					~
M&M Consulting www.mmcons.com Design Services: Imaging, Video, Audio designs, and high-density ASIC emulation		~						
Magma Design Automation, Inc. Electronic design automation (EDA) software that enables chip designers to meet critical time-to-market objectives, improve chip performance and handle multimillion-gate designs					~			
MainConcept AG www.mainconcept.com Video codecs, H.264								~
Martale Ltd		<b>v</b>						
Mechatronics Test Equipment (I) Pvt. Ltd. www.mte-india.com Algorithm implementation and System design	~	~						~
<b>MEET Ltd.</b> <i>www.meet-electronics.com</i> IP cores dedicated to industrial servo motor control.		v						~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
Memondo Graphics www.memondo.es Implementation of digital signal processing, communications, and image processing solutions and algorithms over Xilinx FPGAs		v						
Mentor Graphics Corporation www.mentorg.com/inventra Mentor Graphics Mentor Graphics is a technology leader in electronic design automation (EDA), providing software and hardware design solutions that enable companies to develop better electronic products faster and more cost-effectively.		~			~	~		~
Mercury Computer www.mc.com Rapid IO								~
Micrium RTOS for immersed PowerPC processor/ MicroBlaze SPC						~		
Microtech International Ltd Sp.z o.o. www.microtech.com.pl Hardware, Software development, FPGA design services, IPCORE development	~	~	~			~		~
Mikrokrets AS www.mikrokrets.no FPGA development, comprising telecom, network communication and embedded systems. PCB development		~		2		1		
Millennium Meshwork Data Systems Co., Ltd. www.mmds.cn Wireless communication, RFID, and digital video.		~						
Millogic Ltd. www.millogic.com Design services and synthesizable cores, expertise in PCI, video, imaging, DSP, compression, ASIC verification, communications		~						~
MILSTAR www.milstar.co.il Design services and manufacturers (industrial and military specs); DSP; communication; video; audio; high-speed boards	V	V						
Mind NV www.mind.be RTOS for immersed PowerPC processor						~		
MindTree Consulting Pvt. Ltd. www.mindtree.com Wireless, Bluetooth, Storage, Communication, Automotive, Industrial automation, Consumer		V						<b>~</b>

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Misarc s.r.l</b> <i>www.misarc.com</i> Architectural analysis and feasibility, hardware & software design, boards prototyping and testing, performance improvement		V						
Mistral Software Pvt. Ltd. www.mistralsoftware.com Product realization and professional design services for embedded product design and development.		~						
Model Technology™ www.modeltechnology.com Model Technology has built a worldwide distribution network and enjoys rapid sales growth from year to year. On December 1, 1994, the company became a wholly-owned subsidiary of Mentor Graphics. The tradition of being first, delivering high quality, easy to use, and affordable simulation tools.				K	~			
ModelWare, Inc. www.modelware.com Datacom/telecom cores including ATM, HDLC, POS, IMA, UTOPIA, and bridges.	~	~						~
MontaVista Software RTOS and development tools for immersed PowerPC processor								
Multi Video Designs www.mvd-fpga.com Training, Expertise, Design on FPGA, PowerPC, DSP, High Speed I/O's	~	~						
Multiple Access Communications Ltd. www.macltd.com Signal processing hardware and software for wireless applications	~	~				~		
Nallatech www.nallatech.com The High Performance FPGA Solutions Company.	~	~				~		~
Naztron Technologies, Inc. www.naztron.com A consultation company that provides resources specialized in ASIC and FPGA implementation and verification	~	~						<b>v</b>
NetQuest Corporation www.netquestcorp.com Turn-key engineering design and production services in advanced high-speed embedded communications	~	~		v				~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
NewLogic Technologies AG www.newlogic.com Cores for wireless applications including Bluetooth and 802.11.	~	~						~
NitAl Consulting Services, Inc. www.nital.com PCI Express designs, High-speed, High complexity FPGA designs, Consulting services for complete system designs	v	~				v		~
North Pole Engineering, Inc. www.npe-inc.com Hardware and software design services for FPGA, ASIC and Embedded Systems	~	~				~		~
NorthBridge Technology Inc. www.northbridgetech.com All flavors of PCI designs, High-speed, High Density, High complexity FPGA designs	~	~						
Northwest Computer Engineering www.nwce.com Consulting, FPGA, and system designs	~	~						~
Northwest Logic www.nwlogic.com High speed/complexity FPGA and board designs including PCI Express, PCI, DDR2/DDR SDRAM	V	v		1		1		~
Novilit, Inc. www.novilit.com Teaming to bring the best communications hardware and protocol development software on the market today.					~			
NovTech, Inc. www.novtech.com Security, networking, medical, and industrial controls		<i>v</i>						
Nuvation Research Corporation www.nuvation.com Design Services; imaging and communications for defense/security, medical, consumer, and datacom/telecom markets		V				v		•
<b>Oki Information Systems Co., Ltd.</b> <i>www.okijoho.co.jp</i> Picture transmission and Image Processing, High-speed communication, PCI, Mechanism control		~						

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>PD3 Tecnologia</b> <i>www.pd3.com.br</i> Digital Modems, Data Multiplexing Systems, Digital Interfaces, Ethernet Interfaces, Optical, Interfaces, Voice Interface, Different uP Platforms		V						
Pentek, Inc. www.pentek.com FPGA IP Cores including FFTs, digital receivers and pulse compressions algorithms. DSP, Data Acquisition, Software Radio boards and system solutions.	~		~					~
<b>Perigee, LLC</b> <i>www.perigeellc.com</i> DSP and image processing cores; embedded firmware, GUI and application software developm	nent	~						
Phystream Ltd. www.phystream.com Integrated hardware/software data processing systems, transmission (PDH, SDH, SONET), ATM, frame relay, LAN (Ethernet, FDDI), multiservice, wireless protocols		~						~
Pinpoint Solutions, Inc. www.asic-design.com Standards-based telecom and datacom IP; video	~	<b>~</b>		/				~
<b>Pixel Velocity, Inc.</b> <i>www.pixel-velocity.com</i> Image processing, real-time machine vision, board design, FPGA design, sensor design, object oriented and embedded software development, and product development.	~	~						
PLC 2 www.plc2.de Module design and system design		~						
<b>PLD Applications</b> <i>www.plda.com</i> High speed interfaces (PCI, PCI-X, PCI Express, AMBA-AHB)	~			~				~
<b>Plextek Ltd.</b> <i>www.plextek.co.uk</i> Design services; FPGA, DSP, telematics, radio, microwave and microprocessor technologies for defence and communications	V	~						
<b>Plexus Corp.</b> <i>www.plexus.com</i> Mechanical, electrical, and software design, PCB design, prototyping services, material procurement and management		~						

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>POLAR-Design</b> <i>www.polar-design.de</i> High End FPGA-Design for Telecom, Networking and DSP Applications		~						
<b>Polybus Systems Corp.</b> <i>www.polybus.com</i> InfiniBand based systems, DSPs, network processors, super-computers, video systems, and networking systems		~						~
Presco, Inc. www.prescoinc.com Twenty-five years of experience in custom electronics design/manufacturing for high performance Image Processing, Datacom, and Inkjet		~						
Prevas AB www.prevas.se Design services for mainly Industrial and Military/Aerospace companies		~						
Processor Systems (India) Pvt. Ltd. www.procsys.com Embedded (FPGA, Board & Firmware) Design in Telecom/Broadband & Consumer Areas		~						
ProDesign Electronic & CAD-Layout GmbH www.prodesigncad.de Costumer-tailored solutions and experience with Xilinx products		~		5	~	1		
Prodrive B.V. www.prodrive.nl Image processing, motion control and power electronics. DSP, FPGA, PowerPC, PrPMC, VME, PCI, IEEE1394, Rapid-IO, Gigabit- Ethernet.		~						
<b>Product Acceleration, Inc.</b> <i>www.productacceleration.com</i> FPGA symbol generation					~			
Productivity Engineering GmbH www.PE-GmbH.com Automotive video applications, PCI-Express Designs, High-speed, High complexity FPGA Designs	~	~						
Programall Technologies, Inc. www.programalltechnologies.com Design services; embedded systems targeting to Virtex, Spartan, Virtex2 and Virtex2Pro FPGAs	~	~						~
<b>QinetiQ Limited</b> <i>www.quixilica.com</i> Floating Point Cores, FPU for MicroBlaze		~						~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>QualCore Logic, Inc.</b> <i>www.qualcorelogic.com</i> Cores for microcontrollers, telecommunication, datacom, PC peripherals and bus interface standards.	V	v						~
<b>R&amp;D Consulting</b> 972-9-7673074 FPGA development; video; imaging; graphics; DSP; communications	~	~						~
Rapid Prototypes, Inc. www.fpga.com Design services; high-performance reconfigurable FPGA applications requiring maximum speed or density using physical design principles	V	v		~				~
RDLABS www.rdlabs.com FPGA/ASIC design; wireless communications; 802.11b/a IP cores; Matlab, sysgen, ModelSim; instruments HP1661A, HP8594E, HP54520A		~				X		
RealFast AB www.realfast.se Real-time systems and RTOS; operating system cores		~		/		~		~
<b>RF Engines, Ltd.</b> <i>www.rfel.com</i> DSP; real-time, wide-band channelization/ filtering after digitization								~
RFNet Technologies Pte Ltd www.rfnetech.com Wireless Communication	v	~						
RightHand Technologies, Inc. www.righthandtech.com Design services; Virtex-II Pro FPGAs, boards, and software for video gaming, storage, medical, and wireless		~						
<b>Rising Edge Technology, Inc.</b> <i>www.risingedgetech.com</i> FPGA & CPLD designs, interface & control	<b>v</b>	~		~				
Robert Bosch GmbH www.can.bosch.com Automotive, CAN		~						~
Roke Manor Research Limited www.roke.co.uk Design Services; IP, ATM, DSP, Imaging, Radar and Control solutions for FPGAs		V				V		~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Roman-Jones, Inc.</b> <i>www.roman-jones.com</i> Design services: data acquisition, microprocessors (embedded & off chip), Automotive, PCI, analog design, DSP, Video		v						~
<b>RTX Telecom A/S</b> <i>www.rtx.dk</i> Advanced wireless communication products		~						
Sapphire Computers, Inc. drudolf@voyager.net High-speed & high-utilization FPGA designs, combining expertise in the latest microprocessor & digital systems	~	~						~
Secud S.A. www.secad.fr Image Processing, Industrial Control, Embedded Systems	~	~		K				
Shenzhen Anyware Technologies Co., Ltd. www.anyware.com.cn Integrated system design with high-density FPGA		<b>v</b>						
Siemens AG www.eda-services.com Design, verification, test bench and bus model implementation, multi-level simulation, logical synthesis, static timing		~		1				
Siemens AG - Medical Solutions CO MEE Medical	~			~		7		
Si-Gate GmbH www.si-gate.com Automotive Electronics, FPGA IP Development	<b>v</b>	~				~		~
<b>Signal Integrity Software, Inc.</b> Integrated system-level signal integrity, static timing and crosstalk analysis for high speed board design that utilize Xilinx RocketIO <sup>TM</sup> technology					~			
Silicon & Software Systems Ltd. www.s3group.com World-class electronics design company uniquely combining IC, FPGA, software, and hardware design expertise	~	V				v		~
Silicon Infusion Limited www.siliconinfusion.com Embedded System Design, Wired & Wireless Telecoms, Multi-Processor Architectures, Modems, DSP Algorithms, Internet Protocol Processing								v

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
Silicon Interfaces Private Limited www.siliconinterfaces.com Frontend/Backend Design and Verification Services for Networking, Data Communication and Interconnect		v						v
<b>Silicon Storage Technology, Inc.</b> ATA Controller, Serial Flash, Combo-memory							~	
<b>Siliconexion, Inc.</b> <i>www.siliconexion.com</i> Design services in the areas of FPGA and ASIC design, board-level design, and system hardware		~						
Simucad www.simucad.com Verilog simulator support for Xilinx FPGAs				1	~			
Simucad www.simucad.com Verilog simulator support for Xilinx FPGAs					~			
Siscad Srl www.siscad.it Xilinx FPGA Design Services, IP development and integration		~						~
Smart Logic, Inc. www.smart-logic.com Design services; FPGAs for rapid prototyping including imaging, compression, and real-time control	~	~		~				
<b>SoC Solutions, LLC</b> <i>www.socsolutions.com</i> Embedded uP and software; networking, wireless, audio, GPS and handheld; peripheral cores.	~	~				~		
<b>SoleNet, Inc.</b> <i>www.solenet.net</i> FPGA, board and system designs for wireless, telecom, consumer and reference design applications		V						
<b>SO-LOGIC Electronic Consulting</b> <i>www.so-logic.co.at</i> Embedded Systems (PowerPC, MicroBlaze), System Level Design (Forge, SystemGenerator, HandleC), Xilinx training center (Austria, Eastern Europe)	~	~						v
<b>Specsoft Consulting, Inc.</b> <i>www.specsoftus.com</i> Ethernet, PCI, USB, Wishbone bridges		~						~


Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>Spectrum Signal Processing, Inc.</b> <i>www.spectrumsignal.com</i> Designs and manufactures industry-leading high-performance signal processing engines and platforms		v						
<b>Starvision Technologies, Inc.</b> <i>www.starvisiontech.com</i> MPEG2								~
STMicroelectronics NV www.st.com/stonline/products/families/ memories/memory/mem_ctct.htm Non-volatile memory integrated circuits							~	
Sundance Multiprocessor Technology Ltd. www.sundance.com Scaleable Modules built with Virtex Pro and Virtex-4 FX family of FPGAs.	~		~	K		~		~
Supercomputing Systems AG www.scs.ch Engineering company specialized in system design and development		~				X		
Symphony EDA www.symphonyeda.com VHDL development environment and simulator for Xilinx FPGAs				/	~			
Synchronous Design, Inc. www.synchronousdesign.com FPGA/CPLD/board level design using synchronous digital techniques		~						
Synective Labs AB Reconfigurable computing		~				~		~
<b>Synopsys</b> The Xilinx Synopsys partnership is an optimum solution for today's leading high level and HDL level programmable logic designers.		~			~			~
Synopsys Professional Services www.synopsys.com Electronic design automation (EDA) tools, intellectual property, and design services		~						
<b>Synplicity, Inc.</b> The new Xilinx ISE provides flexibility and seamless integration with Synplicity tools including Synplify®, Synplify Pro <sup>TM</sup> and Amplify®, allowing engineers to achieve maximum performance in their designs.			~		v			
<b>SysOnChip, Inc.</b> <i>www.sysonchip.co.kr</i> IP and products for CDMA Cellular/PCS/WLL modem, FEC and Bluetooth								~


Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>SystemCrafter, Ltd.</b> SystemC synthesis tool for Xilinx FPGAs						v		
<b>SysVERI Co., Ltd.</b> RTL-level FPGA debugger		~			~			
Taifatech Inc. www.taifatech.com								
High performance controller targeted for Digital Home market; Switch, Wireless, PCI, VGA, and SoC.		~						
Taray Technologies India Private Ltd. High speed memory design experts		~						
TATA ELXSI LIMITED www.tataelxsi.com								
Networking & Communications, Wireless, Embedded software, Hardware design, DSP, Scientific Computing & Image Processing								
TATA ELXSI LIMITED		•						
www.tataelxsi.com Networking & Communications, Wireless, Embedded software, Hardware design, DSP, Scientific Computing & Image Processing		~						
TATA ELXSI LIMITEDwww.tataelxsi.comNetworking & Communications, Wireless,Embedded software, Hardware design, DSP,Scientific Computing & Image Processing		~		2		1		
TeamF1, Inc.           Network/security stacks for immersed           PowerPC processor						~		
Technolution BV www.technolution.nl								
High-end hardware and software solutions for technical information and embedded systems	~	<b>~</b>		~		~		~
Technovare Systems, Inc. www.technovare.com								
Design services for the commercial, industrial, automotive, military, and space markets		<b>~</b>						
<b>Teknosarus Embedded Systems Pvt. Ltd.</b> <i>www.teknosarus.com</i> WiMAX PHY & MAC IP & system design	~	<b>v</b>						v
Tensilica, Inc. www.tensilica.com								
Configurable processors cores and development tools.					~			~

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
<b>TES Electronic Solutions GmbH</b> <i>www.thales-ee.com</i> Design services for FPGA, digital IC, analog/ mixed-signal IC, RF, board, and embedded software design		v						
<b>TES Electronic Solutions GmbH</b> <i>www.thales-ee.com</i> Design services for FPGA, digital IC, analog/ mixed-signal IC, RF, board, and embedded software design		v						
<b>The Dini Group</b> <i>www.dinigroup.com</i> ASIC Prototyping and high-speed FPGA design.	~	~						
<b>TietoEnator R&amp;D Services AB</b> <i>www.tietoenator.com</i> Design services for Telecom, Industrial IT and Automotive. Xilinx exclusive training provider in Scandinavia		v						
Tokyo Electron Device Ltd.         www.teldevice.co.jp         Design expertise and custom ASIC         design support		V						
Treck Inc. Network stacks for immersed PowerPC processor/MicroBlaze SPC					~			
<b>TurboConcept SAS</b> <i>www.turboconcept.com</i> Turbo code Forward Error Correction solutions								~
Tyco Electronics Power supplies				~				
<b>Ultimodule, Inc.</b> <i>www.ultimodule.com</i> MIPS processor, Memory, I/O, System control logic interfaces, O/S	~	~				~		v
<b>Vertronix, Inc.</b> <i>www.vertronix.com</i> ASIC, FPGA, Emulation, Verification, Verilog, System, Protocol, Communications	~	~						
<b>VGVP Ltd.</b> <i>www.vgvp.co.il</i> Design services, specializing in wireless, datacom and telecom applications	~	~						~
<b>V-Integration</b> <i>www.v-integration.com</i> Providing first pass success in complex FPGA designs. Applications include imaging, communications and interface design		~						

Xilinx Partner	Board-Level Products	Design Services	DSP Tools	Electronic Components	EDA Tools	Embedded Processor Products	Integrated Circuits	IP Cores
VMETRO Transtech www.transtech-dsp.com COTS subsystem provider of Xilinx based hardware solutions.	~	~	~			~		~
<b>VSL Networks, Inc.</b> <i>www.gapviewcom.com</i> MPEG2, set top boxes, digital video broadcast (DVB) for cable, satellite and terrestrial networks; conditional access and encryption technologies.		V						~
Wasabi Systems, Inc. www.wasabisystems.com RTOS for immersed PowerPC processor						~		
WAVELET GROUP FPGA, DSP, Hardware, Firmware, Signal and Image Processing Algorithms		~		~				
Williams Consulting, Inc. www.wciatl.com Embedded systems hardware and software. Video, MPEG, control		~				X		
Wind River Systems, Inc. www.windriver.com RTOS and development tools for immersed PowerPC processor						~		
Wipro Technologies www.wipro.com ASIC, board design, engineering of Class 5 switches		~						
Xelic, Inc. www.xelic.com SONET, SDH		v						~
<b>XiChron, Inc.</b> <i>www.xichron.com</i> Digital audio, video, Machine Vision, and DSP		~						
<b>Xylon d.o.o.</b> <i>www.logicbricks.com</i> Human-machine interfaces and industrial communication controllers; video	~	~				~		~
<b>Zuken, Inc.</b> <i>www.zuken.co.jp/soc/</i> PCI2.2,10/100 Ethernet and Giga-bit Ethernet cores	V	~				V		•

## INCREDIBLY





The

Partitioning your design onto the 3.7 million ASIC gates (LSI measure) of our new board is a lot easier. With three of the biggest, fastest, new Xilinx Virtex-4 FPGAs this PCI hosted logic prototyping system takes full advantage of the integrated ISERDES/OSERDES. 400MHz LVDS differential communication with 10X multiplexing means more than 1800 signals between FPGA A & B. Synplicity Certify<sup>™</sup> models are provided for partitioning assistance.

A dedicated PCI Bridge (533mb/s data transfer) means that all FPGA resources are available for logic emulation. Other features are designed to ease your prototyping job:

- 5 programmable clock synthesizers
- 2 DDR2 SODIMMs (custom DIMMs for SSRAM, QDR, Flash ...)
- Two, 200 pin expansion connectors for daughter cards
- 10 GB/s serial I/O interfaces with SMA connectors and XFP or SFP Modules
- Configured by PCI, USB 2.0, or SmartMedia with partial reconfiguration support on all FPGAs

Various stuffing options and a wide selection of daughter cards let you meet your exact design requirements. Prices start at less than \$10,000. Call The Dini Group today for the latest ASIC prototyping solution.

1010 Pearl Street, Suite 6 • La Jolla, CA 92037 • (858) 454-3419 Email: sales@dinigroup.com www.dinigroup.com

## High VELOCITY LEARNING



Nu Horizons Electronics Corp. is proud to present our newest education and training program - **XpressTrack** - which offers engineers the opportunity to participate in technical seminars conducted around the country by experts focused on the latest technologies from Xilinx. This program provides higher velocity learning to help minimize start-up time to quickly begin your design process utilizing the latest development tools, software and products from both Nu Horizons and Xilinx.

Don't see a seminar in a city near you? Visit our website and let us know where you reside and what you are interested in learning about and we'll develop a curriculum just for you.

For a complete list of course offerings, or to register for a seminar near you, please visit:

www.nuhorizons.com/xpresstrack





## Topics Covered

- What's New in ISE 8.1i
- Faster Performance ISE Fmax and PlanAhead
- ISE 8.1i Focus on New Features
- Design Optimization in ISE 8.1i using XST
- PlanAhead Design Analysis Tool
- Xilinx Platform Studio Update
- Providing Power for FPGAs
- Spartan Family Update
- Virtex Family Update
- CPLD Family Update

## February 2006


February 16 -	Chicago, IL Irvine, CA San Jose, CA Toronto, ON
February 21 -	Dallas, TX Ottawa, ON
<ul> <li>February 22 -</li> </ul>	Los Angeles, CA Montreal, ON
February 23 -	Boston, MA Minnesota, MN Shenzhen, China

## March 2006

March 1 -	Orlando, FL
March 7 -	Beijing, China Dallas, TX
March 8 -	Atlanta, GA
March 13 -	Portland, OR
March 14 -	Shanghai, China
March 16 -	Irvine, CA Philadelphia, PA
March 20 -	Baltimore, MD
March 21 -	San Jose, CA Toronto, ON
March 22 -	Austin, TX Los Angeles, CA
March 23 -	Boston, MA Chicago, IL Minnesota, MN



## READY! SET! GO WITH PLANAHEAD PERFORMANCE!



Based on benchmark data from a suite of 15 real-world customer designs targeting Xilinx and competing FPGA Solutions.



Two speed grades faster with PlanAhead software and Virtex-4

With our unique PlanAhead software tool, and our industry-leading Virtex-4 FPGAs, designers can now achieve a new level of performance. For complex, high-utilization, multi-clock designs, no other competing FPGA comes close to the Virtex-4 PlanAhead advantage:

• 30% better logic performance on average = 2 speed grade advantage

Over 50% better logic performance for complex multi-clock designs

## MEET YOUR TIMING BUDGETS ... BEAT YOUR COMPETITION TO MARKET

Meeting timing budgets is the most critical issue facing FPGA designers\*. Inferior tools can hit a performance barrier, impacting your timing goals, while costing you project delays and expensive higher speed grades. To maximize the Virtex-4 performance advantage, the new PlanAhead software tool allows you to quickly analyze, floorplan, and improve placement and timing of even the most complex designs. Now, with ISE and PlanAhead you can meet your timing budgets *and* reduce design iterations, all within an easy-to-use design environment.

Download a free eval today at *www.xilinx.com/planahead*, view the TechOnline web seminar, and prevent your next FPGA design from stalling.

\* CMP: June 2005 FPGA EDA Survey





www.xilinx.com/planahead



## BREAKTHROUGH PERFORMANCE AT THE LOWEST COST

©2006 Xilinx, Inc. All rights reserved, XILINX, the Xilinx logo, and other designated brands included herein are trademarks of Xilinx, Inc. All other trademarks are the property of their respective owners.