

# XILINX AUTOMOTIVE - FLEXIBLE SOLUTIONS BEYOND SILICON







# ENABLING NEXT-GENERATION AUTOMOTIVE ELECTRONICS

Consumers expect driving experiences to align with their technology-oriented digital lifestyles. Each manufacturer is competing to provide the best "connected car" that also maximizes safety on the road. However, economic realities require meeting these goals with fewer resources, smaller budgets, and tighter schedules. Xilinx programmable logic devices yield proven results that go beyond silicon getting designs to market faster and at lower cost.

# DISCOVER XILINX AUTOMOTIVE PLATFORMS AND SOLUTIONS

Auto Imag High Vehi Auto Desi

Арр

# The Xilinx Automotive Advantage

- PROGRAMMABLE PLATFORMS WITH SYSTEM-LEVEL SCALABILITY AND INTEGRATION
- PROVEN PORTFOLIO OF AUTOMOTIVE QUALIFIED STANDARD DEVICES, WITH ON-EMBEDDED DSP AND SERIAL CONNECTIVITY RESOURCES
- COMPLETE ECOSYSTEM OF SOFTWARE, IP, DESIGN TOOLS AND DESIGN SERVICES

# Advocating Quality and Innovation

-Certified to ISO-9001, ISO-14001

- Support for vehicle networking standards including MOST®, CAN, APIX , and Ethernet AVB

- Member of the Automotive Electronics Council (AEC) Technical Specification Committee

- Member of JASPAR, GENIVI Alliance, and MOST Cooperation

- Founding member of AVnu Alliance

Xilinx is the worldwide leading supplier of programmable logic devices to the automotive market with a proven track record of delivering platforms that go beyond silicon. The Xilinx Automotive (XA) product family is the programmable engine for many of today's automotive electronic systems and a compelling choice for next-generation:

- Infotainment
- Driver assistance
- Driver information systems


With the freedom to upgrade products in the field, even after manufacturing, system developers can respond quickly to changing standards and application requirements.

Xilinx, with Alliance Program member companies and leading-edge automotive suppliers, provides key IP building blocks, operating system and software support, expert custom development, and system integration services.

# DRIVER INFORMATION C

NFOTAINMENT

omotive Targeted Design Platforms
ge Processing and Recognition 4
h-resolution Video and Graphics6
icle Networking and Connectivity
omotive Product Line 10
ign Tools
endix: Automotive Devices13







# TAILORED AUTOMOTIVE PLATFORMS

Xilinx enables automotive engineers to meet the demands for greater product differentiation, innovation, and flexibility with next-generation Targeted Design Platforms tailored for specific industry applications. With the Xilinx programmable advantage, the dynamic application requirements of multiple vehicle platforms can be addressed in a scalable, timely, and costeffective manner.

Xilinx is at the forefront of the 'Programmable Imperative' with an integrated platform approach that combines the latest silicon innovations with complete advanced system development environments specifically tailored for automotive applications.

Xilinx programmable platforms enable automotive electronics developers to spend less time on the infrastructure of applications and more time creating value with designs that enhance the user experience of next-generation infotainment, driver assistance and driver information systems.


#### Addressing the Automotive **Programmable Imperative**

- Industry-leading silicon quality and value in price, power, performance
- Fully integrated hardware and software development platforms
- Smart design methodologies for fast time to innovation
- Programmability for flexible vehicle networking and connectivity
- Real-time performance for image processing and recognition
- High resolution video and graphics solutions for in-vehicle displays

# Xilinx Automotive Platforms:




# TARGETED DESIGN PLATFORM FOR AUTOMOTIVE



## **Focus on Product Differentiation**

Targeted Design Platforms from Xilinx ensure optimal performance, the highest quality results, and a superior design experience. Developers can focus on innovation and differentiation throughout product development with an integrated set of hardware and software elements, including silicon devices, IP, application software, design tools, and development kits with pre-validated reference designs.



# **IMAGE PROCESSING & RECOGNITION**

Xilinx Automotive FPGAs offer low-cost digital signal processing with the higher bandwidth and lower power required for high-volume driver assistance (DA) systems, delivering the real-time processing performance that is ideal for vision-based applications requiring a throughput minimum of 30 frames per second.

XA Spartan<sup>®</sup> series FPGAs deliver more raw DSP throughput than any other low-cost FPGA with parallel processing, significantly outperforming traditional serial DSP families. Domainoptimized devices offer high I/O-tologic ratio and high-bandwidth DSP with lower power consumption, abundant on-chip system resources, and broad connectivity support. Additionally, in a market that is driven by differentiation, the reprogrammability of FPGAs offer customization advantages over fixed function hardware accelerator blocks found in serial DSPs. With more functionality and bandwidth per dollar than was previously possible, XA Spartan FPGAs set new standards in the programmable logic industry and offer a cost-effective, reconfigurable alternative to ASICs. ASSPs. and microcontrollers.

#### The Challenges

- Real-time processing of high resolution images is beyond serial DSP capabilities
- Emerging market with changing standards, dynamic application requirements, and rapid algorithm evolution late in the development cycle

#### **The Xilinx Advantage**

- FPGA parallel processing provides high data throughput needed for real-time sensor data crunching
- Programmable devices and IP blocks enable late stage design changes without significant time-to-market impact
- Reconfigurable hardware offers the flexibility to implement "in-system" feature changes and product upgrades
- Range of FPGA densities and packages means that standard platforms can be easily scaled and features bundled based on application requirements

# XILINX AUTOMOTIVE TARGETED DESIGN PLATFORM

# **Four-Camera System for Surround View**

- Vision-based Driver Assistance Applications:

- Surround Vision
- Blind-spot Detection
- Pedestrian Detection


# **BASE PLATFORM**

## Spartan-6 FPGA SP605 Evaluation Kit

The Spartan-6 FPGA SP605 Evaluation Kit delivers the base features of a Xilinx Targeted Design Platform in one flexible environment for system design. The kit integrates hardware, software, IP, and pre-validated reference design - and examples on how to leverage features such as high-speed serial transceivers, PCI Express,® DVI, and/or DDR3 — so designers can begin development right out of the box.



The Xilinx Automotive Targeted Design Platform for four-camera surround view provides the multi-camera support and image processing needed to stitch four images into a seamless single image with 3D multi angle view. Extensive image processing IP, image compensation for fish eye lens and camera offsets are used to provide a single matched image for parking assistance.



The Spartan-6 FPGA SP605 Evaluation Kit is used as the base platform for the Surround View Targeted Design Platform with an additional camera interface board connected via the FMC (FPGA Mezzanine Card) connector and four cameras.





# Tomorrows instrument clusters require electromechanical gauges and digital displays in varying numbers and combinations. The broad range of display technologies, resolutions, and interfaces also poses challenges for designers of next-generation driver information and infotainment systems.

With XA devices, designers can change the number and types of displays or mechanical gauges without changing the base silicon or overall system architecture. This includes the ability to control optional heads-up displays. This physical connection to displays is also greatly simplified with built-in support for various I/O standards, including Reduced Swing Differential Signaling (RSDS) and Low Voltage Differential Signaling (LVDS).

## The Challenges

**HIGH RESOLUTION VIDEO & GRAPHICS** 

Xilinx Automotive FPGAs provide the flexibility

and scalability to support a wide range of high

resolution video and graphics systems with the

LCD/TFT interfacing capabilities required for

automotive infotainment, driver information,

and driver assistance applications.

- Increased visual content for driver information and infotainment applications
- Support for LCD/TFT-based message centers, gauges, heads-up displays, and entire instrument clusters

#### **The Xilinx Advantage**

- Reconfigurable for a wide range of display types, resolutions and interfaces
- Scalable for common architecture and hardware across mid-to-high-end hybrid/ reconfigurable clusters with any number and combination of LCD/TFT displays
- Lower non-recurring engineering (NRE) fees than semi-custom ASSP/ ASIC solutions

# XILINX AUTOMOTIVE TARGETED DESIGN PLATFORM

# **Hybrid Instrument Cluster**

- Infotainment and Driver Information Applications:
- Head-Unit
- Rear-Seat Entertainment

- Game Consoles
- Instrument Cluster
- Head-up Display


# **BASE PLATFORM**

# **logiCRAFT6 Development Board**

The Spartan-6 FPGA-based logiCRAFT6 Compact Multimedia Display Development Board provides many of the features required in emerging infotainment and driver information applications. This includes support for a variety of audio/video inputs/ outputs, flexible TFT/LCD display interfacing, a high-performance memory configuration for video/graphics applications, and high-speed serial interfaces for remote digital camera or display interfacing. The small package size, automotivegrade power supplies, and vehicle networking support make this an ideal on-bench or in-vehicle prototype platform.



The Xilinx Automotive Targeted Design Platform for hybrid, reconfigurable and head up display (HUD) instrument cluster display applications integrates stepper motor control of analog gauges, graphics control of digital displays, and support for multiple LCD/TFT and HUD displays and camera-based image processing.



 Available from Xilinx Alliance Partner Xylon



The logiCRAFT 6 Development Board is part of the base platform of a complete Hybrid Instrument Cluster Targeted Design Platform. The associated fully functional reference design includes stepper motor gauge control, dual TFT displays (including a HUD), and Rear Camera input/display. Image distortion correction is also implemented for both HUD and Rear Camera.





# **VEHICLE NETWORKING & CONNECTIVITY**

The programmable architecture and built-in connectivity of Xilinx FPGAs is ideally suited for automotive infotainment and in-vehicle networking applications, from development through production. The same hardware can be used for multiple car models with different feature offerings and connectivity added or updated as networking standards change over time. The integration of vehicle network connections along with audio/video processing acceleration or graphics subsystems on a single Xilinx device creates an efficient, cost-effective system that works independently or with other application-specific devices.

Today's vehicles would require hundreds of dedicated point-to-point connections for switches, sensors. motors, and controls to handle the myriad of communications possibilities. Xilinx supports multiple in-vehicle networking standards that eliminate the need for bulky, expensive, and complex wiring. XA devices with integrated PCI Express<sup>®</sup> compliant blocks are especially well-suited for automotive infotainment applications for chip-to-chip communication, either as a complete FPGA-based system on-chip, or as a dedicated companion chip to an ASSP, microcontroller or DSP-based device.

#### **Robust Support for Vehicle Networking Standards**

- Media Oriented Systems Transport (MOST<sup>®</sup>)
- Controller Area Network (CAN)
- Automotive Pixel Link (APIX)
- Ethernet Audio Video Bridging (EAVB)

#### **The Challenges**

- Infotainment is part of a fast changing, consumer-driven segment within the automotive market
- Changing networking standards can delay rollout or add costs across multiple platforms
- Limited support for automotive-specific interfacing standards with popular general-purpose microcontrollers and DSP-based processors

#### **The Xilinx Advantage**

- Ultimate flexibility with programmable interfacing options for different standards
- Scalable device density ensures optimal solution for target application
- Automotive-specific functions with extensive IP support
- Compatibility with standard chip solutions through collaboration with industry consortia and processing platform suppliers

# INFOTAINMENT COMPANION CHIP TARGETED DESIGN PLATFORM


- Vehicle Networking and Connectivity Applications:
- MOST
- CAN
- APIX
- PCI Express
- Ethernet AVB
- LVDS
- RSDS
- USB
- SD Card
- · I/O Expansion
- · I/O Hub


# **BASE PLATFORM**

# **Companion Chip Rapid Prototyping System**



The Xilinx Automotive Infotainment Companion Chip Targeted Design Platform provides flexible interfacing and is optimized to compliment existing or preferred host processors. Available IP and software enables rapid extension of system interfaces, peripherals, or processing with minimal development effort. Various popular host processor interfaces are supported and can be changed quickly based on host availability and overall bandwidth required.





The logiCRAFT-CC development board is part of the base platform of the Infotainment Companion Chip Targeted Design Platform. It provides complete host interface flexibility and several popular peripheral interfaces. In addition, eight expansion slots provide for enhanced application specific flexibility and can be used in various combinations. Expansion board layout templates are provided for users wishing to develop their own application specific boards, which enables full prototyping of specific end products.

logiCRAFT-CC is available from Xilinx Premier Alliance Member Xylon



# DEDICATED AUTOMOTIVE PRODUCT LINE

Xilinx Automotive FPGA and CPLD product lines offer automotive-gualified devices in a variety of densities, packages, and extended temperature grades. All devices are pin-compatible with commercial parts for full migration support and tested using a robust qualification process that exceeds AEC-Q100 requirements. Xilinx delivers continuous improvements to ensure world-class quality and reliability.

## XA Spartan-6 FPGA Family

Designed for cost-sensitive applications requiring high-speed connectivity, XA Spartan-6 FPGAs offer an optimal balance of cost, power, and performance with:

- Intelligent mix of logic and hard IP for greater system integration
- Embedded 3.125Gbps low-power serial transceivers, 250MHz DSP slices, hardened memory controllers, and PCI Express interface cores
- XA Spartan-6 LX FPGAs for cost-optimized logic and memory
- XA Spartan-6 LXT FPGAs for high-speed serial connectivity

## XA Spartan-3 FPGA Extended Family

- Multiple domain-optimized device families with unique dual power management modes and Device DNA security
- XA Spartan-3A DSP FPGAs for cost-sensitive DSP algorithmic and co-processing applications requiring significant DSP performance with embedded MAC blocks
- XA Spartan-3A FPGAs for lowest cost I/O with up to 1.4M system gates and up to 375 I/Os with support for industry-standard and emerging I/O standards
- XA Spartan-3E FPGAs for lowest cost logic with system gates ranging from 100K to 1.6M gates, and I/Os ranging from 66 to 376 I/Os

- Delivering platforms that go
- Driver Assistance



#### XA CoolRunner<sup>™</sup>-II CPLDs

- High performance and ultra-low power consumption in 0.18-micron non-volatile technology
- Ultra low power of 28.8  $\mu$ W and 16  $\mu$ A typical standby
- Multiple device options with densities from 32 to 384 macrocells, multi-voltage I/O operation from 1.5V to 3.3V, and smallest form factor packaging
- Up to 303 MHz performance with less than 100 µA standby current
- 500mV input hysteresis, advanced security, clock management, input gating, and voltage banking capabilities

#### XA9500XL CPLDs

- Cost-optimized silicon with free design tools and unparalleled support
- Lowest cost per macrocell
- High-performance, nonvolatile programmable logic with 5v, 3.3v and 2.5v I/O interfacing
- Maximum design flexibility with multiple densities, package options and I/O capacities
- Fast in-system programming, second-generation pin locking, and enhanced data security



# INTEGRATED SOFTWARE DESIGN ENVIRONMENT

Get designs done faster and high quality products to market with the proven development and verification tools in the ISE Design Suite. Our award-winning ISE software brings sophisticated FPGA technologies to the automotive design community with domain-specific tool configurations optimized for logic, DSP, embedded processing, and system-level design.



The award-winning ISE Design Suite provides a fully integrated front-toback design environment tailored for the way engineers work, whether they are developing real-time image processing systems using DSP tools or building sophisticated networking control functions using embedded processors. With seamless interoperability between domainoptimized design configurations and tightly integrated flows, automotive developers can rapidly create and integrate embedded, DSP, IP and custom blocks into a single programmable system-on-chip.

#### Complex Design Made Logical

- Logic Edition for logic and connectivity designers with the complete FPGA tool flow, base-level IP, and bitstream generation & device programming utilities
- Embedded Edition for embedded systems designers (hardware and software programmers) incorporating one or more processors into their FPGA designs with embedded tools and IP, as well as base-level FPGA tools and IP
- DSP Edition for algorithm, system, and hardware developers with DSP tools and IP, along with base-level FPGA tools and IP
- System Edition for system designers with all the tools, technologies, and IP in the Logic, DSP, and Embedded Editions



CSG225 <sup>(o)</sup>	13 x 13 mm	132	160	160							
CSG324	15 x 15 mm		200	232	226	218			190 (2)	190 (4)	
BGA Packages (FTG	BGA Packages (FTG): Pb-free wire-bond, fine-pitch, thin BGA (1.0 mm ball spacing)	-pitch, thin BGA (1.0 n	nm ball spacing)								
FTG256	17 x 17 mm		186	186	186						
BGA Packages (FGG	BGA Packages (FGG): Pb-free wire-bond, fine-pitch, BGA (1.0 mm ball spacing)	⊱pitch, BGA (1.0 mm t	oall spacing)								
FGG484 <sup>(9)</sup>	23 x 23 mm				266	316	280	326	250 (2)	296 (4)	268 (4)
											XMP079 (v2.0)
2. Spartan-6 FPGA logic cell ratings reflect the incre	2. Spartan-6 FPGA logic cell ratings reflect the increased logic capacity offered by the new 6-input LUT structure.	increased logic capa	city offered by the new	/ 6-input LUT structure.							
3. Block RAM are fur	3. Block RAM are fundamentally 18 Kb in size. Each block can also be used as two independent 9 Kb blocks.	Each block can also	be used as two indepe	endent 9 Kb blocks.							
4. Each CMT contain	4. Each CMT contains two DCMs and one PLL.	:									
5. Each DSP48A1 sli	5. Each DSP48A1 slice contains an 18x18 multiplier, an adder, and an accumulator	ltiplier, an adder, and	an accumulator.								
6. Temperature Rang	<ol> <li>Temperature Range Automotive I (T<sub>1</sub> = −40°C to +100°C); Automotive Q (T<sub>1</sub> = −40°C to + 125°C).</li> </ol>	C to +100°C); Automo	tive Q (T <sub>j</sub> = −40°C to -	+ 125°C).							

_	
ס	
τ	
Z	
Z	
$\underline{\nabla}$	
×	
X:	
7	
AU.	
JTOM	
OMO	
0	
ΝΙΤΟΝ	
١	
_	
D	
<	
VIC	
S	



# XA Product Line

Package	Configuration		Miscellaneous		G.					I/O Resources A	Clock Resources Cloc		Memory Resources	Max		Logic Resources					
Area	Configuration Memory (Mb)	XA Released	Temperature Grade <sup>(6)</sup>	Speed Grade	GTP Low-Power Transceivers	Memory Controller Blocks	Endpoint Block for PCI Express®	DSP48A1 Slices <sup>(5)</sup>	Maximum Differential Pairs	Maximum Single-Ended Pins	Clock Management Tiles (CMT) <sup>(4)</sup>	Total Block RAM (Kb) <sup>(3)</sup>	Block RAM (18 Kb each)	Maximum Distributed RAM (Kb)	CLB Flip-Flops	Logic Cells <sup>(2)</sup>	Slices <sup>(1)</sup>	Part Number			
	2.7	Q3 2011	I, Q	-2, -3	I	0	I	00	66	132	2	216	12	75	4,800	3,840	600	XA6SLX4 <sup>(10,11)</sup>	(1.2V)	Optimized for Lo	Spartan®-6 LX FPGAs
	2.7	Q3 2011	I, Q	-2, -3	I	2	I	16	100	200	2	576	32	90	11,440	9,152	1,430	XA6SLX9		Optimized for Lowest-Cost Logic, DSP, and Memory	FPGAs
	3.7	Q3 2011	Ι, Q	-2, -3	I	2	I	32	116	232	2	576	32	136	18,224	14,579	2,278	XA6SLX16		ic, DSP, and Me	
	6.4	Q3 2011	I, Q	-2, -3	I	2	I	38	133	266	2	936	52	229	30,064	24,051	3,758	XA6SLX25 <sup>(10)</sup>		mory	
	11.9	Yes	I, Q	-2, -3	I	2	I	58	158	316	4	2,088	116	401	54,576	43,661	6,822	XA6SLX45			
	19.6	Yes	I, Q	-2, -3	I	2	I	132	140	280	თ	3,096	172	692	93,296	74,637	11,662	XA6SLX75			
	26.5	Q3 2011	I, Q	-2	1	2		180	163	326	თ	4,824	268	976	126,576	101,261	15,822	XA6SLX100			
	6.4	Q3 2011	I, Q	-2, -3	2	2	-	38	125	250	2	936	52	229	30,064	24,051	3,758	XA6SLX25T <sup>(10)</sup>	wemory with High	Optimized for Lov	Spartan-6 LXT FPGAs
	11.9	Q3 2011	I, Q	-2, -3	4	2	-	58	148	296	4	2,088	116	401	54,576	43,661	6,822	XA6SLX45T	vietnory with High-speed serial Conflectivity (1.2)	Dptimized for Lowest-Cost Logic, DSP, and	PGAs
	19.6	Yes	I, Q	-2, -3	4	2	-	132	134	268	б	3,096	172	692	93,296	74,637	11,662	XA6SLX75T	onnectivity (1.2)	DSP, and	

# XA Product Line

	Part Number	XA3S50	XA3S200	XA3S400	XA3S1000	XA3S1500	XA3S100E	XA3S250E	XA3S500E	XA3S1200E
	System Gates <sup>(1)</sup>	50K	200K	400K	1,000K	1,500K	100K	250K	500K	1,200K
	Slices <sup>(2)</sup>	768	1,920	3,584	7,680	13,312	960	2,448	4,656	8,672
Loĝio Ivesourices	Logic Cells	1,728	4,320	8,064	17,280	29,952	2,160	5,508	10,476	19,512
	CLB Flip-Flops	1,536	3,840	7,168	15,360	26,624	1,920	4,896	9,312	17,344
	Maximum Distributed RAM (Kb)	12	30	56	120	208	15	38	73	136
Memory Resources	Block RAM Blocks	4	12	16	24	32	4	12	20	28
	Total Block RAM (Kb)	72	216	288	432	576	72	216	360	504
Clock Resources Digital Clock I	Digital Clock Managers (DCMs) - S3/DLLs - SIIE	22	4	4	4	4	N	4	4	00
	Maximum Single-Ended I/Os	124	173	264	333	487	108	172	190	304
	Maximum Differential I/O Pairs	56	76	116	149	221	40	68	77	124
I/O Resources	I/O Standards Supported	LVTTL, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, LVCMOS12, GTL, GTL+, HSTL15 Class I, HSTL15 Class II, HSTL18 Class I, HSTL18 Class II, HSTL18 Class II, PC1 3 3V 32/64-bit 33 MHz, SSTL2 Class I, SSTL2 Class II, SSTL18 Class I, Bus LVDS, LDT (ULVDS), LVDS_ext, LVDS25, LVDS33, LVPECL25, and RSDS25	VCMOS25, LVCMOS L18 Class I, HSTL18 I, SSTL18 Class I, Bu i25	18, LVCMOS15, LVC Class II, HSTL18 Cla Is LVDS, LDT (ULVDS	MOS12, GTL, GTL+, I sss III, PCI 3.3V 32/64- S), LVDS_ext, LVDS22		LVTTL, LVCMOS33, LVCM PCI 3.3V 32/64-bit 33 MHz, Mini-LVDS25, and RSDS25	LVTTL, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS15, LVCMOS12, HSTL18 Class III PCI 33V 22/64-bit 33 MHz, PCI-X 3.3V, SSTL2 Class I, SSTL18 Class I, Bus LVDS, LVDS25, LVPECL25, Mini-LVDS25, and RSDS25	18, LVCMOS15, LVCP TL2 Class I, SSTL18 C	10S12, H lass I, Bu
	DSP48A Slices	I	I	I	I	I	I	I	I	I
Resources	Dedicated Multipliers	4	12	16	24	32	4	12	20	28
	Device DNA Security	I	I	I	I	I	I	I	I	I
	Temperature Grades <sup>(4)</sup>	ļ, Q	I, Q	I, Q	Ι, Q	_	l, Q	ι, ο	ļ, Ω	I, Q
Miscellaneous	Speed Grade	-4	4	4	-4	4	-4	-4	-4	-4
	RoHS (Pb-free)	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	XA Released	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Configuration	Configuration Memory (Mb)	0.4	-	1.7	3.2	5.2	0.6	1.4	2.3	3.8
Package	Area					Maximum	Maximum User I/Os			
VQFP Packages (VQ): \	/QFP Packages (VQ): Very thin, QFP (0.5 mm lead spacing)									
VQ100	16 x 16 mm	63	63				66	66		
Chip Scale Packages (C	Chip Scale Packages (CP): Wire-bond, chip-scale, BGA (0.5 mm ball spacing	mm ball spacing)								
CP132	8 x 8 mm						83	92	92	
TQFP Packages (TQ): T	[QFP Packages (TQ): Thin QFP (0.5 mm lead spacing)									
TQ144 <sup>(5)</sup>	22 x 22 mm		97				108	108		
PQFP Packages (PQ): V	PQFP Packages (PQ): Wire-bond, plastic, QFP (0.5 mm lead spacing)	spacing)								
PQ208	30.6 x 30.6 mm	124	141	141				158	158	
FGA Packages (FT): Wi	FGA Packages (FT): Wire-bond, fine-pitch, thin BGA (1.0 mm ball spacing)	ball spacing)								
FT256	17 x 17 mm		173	173	173			172	190	190
FGA Packages (FG): Wi	<sup>-</sup> GA Packages (FG): Wire-bond, fine-pitch, BGA (1.0 mm ball spacing)	l spacing)								
FG400	19 x 19 mm									304
FG456	21 x 21 mm			264	333	333				
FGG494	23 x 23 mm									
FGG676	27 x 27 mm									

4. Tem

• Q (T<sub>j</sub> = -40°C to +125°C).

									Configuration			Miscellaneous			Embedded Hard IP Resources		I/O Resources	5		Clock Resources		Memory Resources			g	I onic Resources		
FGG676	FGG484	FGG400	FGA Packages (FG): Wire-bond, fine-pitch, BGA (1.0 mm ball spacing)	CSG484	Chip Scale Packages (CS): Wire-bond, chip-scale, BGA (0.8 mm ball spacing)	FT256	FGA Packages (FT): Wire-bond, fine-pitch, thin BGA (1.0 mm ball spacing)	Package	Co									Maxir	Max	Digital Clock Managers			Maxim					
27 x 27 mm	23 x 23 mm	21 x 21 mm	fine-pitch, BGA (1.0 mm ba	19 x 19 mm	-bond, chip-scale, BGA (0.8	17 x 17 mm	fine-pitch, thin BGA (1.0 mr	Area	Configuration Memory (Mb)	XA Released	RoHS (Pb-free)	Speed Grade	Temperature Grades (4)	Device DNA Security	Dedicated Multipliers	DSP48A Slices	I/O Standards Supported S	Maximum Differential I/O Pairs	Maximum Single-Ended I/Os	Digital Clock Managers (DCMs) - S3/DLLs - SIIE	Total Block RAM (Kb)	Block RAM Blocks	Maximum Distributed RAM (Kb)	CLB Flip-Flops	Logic Cells	Slices <sup>(2)</sup>	System Gates <sup>(1)</sup>	Part Number
			all spacing)		3 mm ball spacing)	195	n ball spacing)		1.2	Yes	Yes	4	Ι, Q	Yes	16	Ι	LVTTL, LVCMOS33, LVCMOS25, LV SSTL3 Class II, SSTL2 Class I, SST and PPDS33	90	195	4	288	16	28	3,584	4,032	1,792	200K	XA3S200A
		311				195			1.9	Yes	Yes	4	ι, α	Yes	20	Ι	VCMOS18, LVCMOS15, LVCMOS12 'L2 Class II, SSTL18 Class I, SSTL18	142	311	4	360	20	56	7,168	8,064	3,584	400K	XA3S400A
	372	311						Maximum	2.7	Yes	Yes	4	I, Q	Yes	20	I	, HSTL15 Class I, HSTL15 Class III, Class II, Bus LVDS, LVDS25, LVDS	165	372	8	360	20	92	11,776	12,248	5,888	700K	XA3S700A
	375							User I/Os	4.8	Yes	Yes	4	Ι, Q	Yes	32	I	HSTL18 Class I, HSTL18 Class II, H S33, LVPECL25, LVPECL33, Mini-L	165	375	8	576	32	176	22,528	25,344	11,264	1,400K	XA3S1400A
519				309					8.2	Yes	Yes	4	ι, α	Yes	84 <sup>(3)</sup>	84	LVTTL, LVCMOS33, LVCMOS25, LVCMOS16, LVCMOS15, LVCMOS12, HSTL15 Class I, HSTL15 Class II, HSTL18 Class II, HSTL18 Class II, HSTL18 Class II, PSTL18 Class II, PST PSTL18 Class II, PSTL18 CLAS PSTL18 C	227	519	8	1,512	84	260	33,280	37,440	16,640	1,800K	XA3SD1800A
469				309					11.7	Yes	Yes	4	Ι, Q	Yes	126 <sup>(3)</sup>	126	33 MHz, PCI-X 3.3V, SSTL3 Cla 3833, TMDS25, TMDS33, PPD	213	469	8	2,268	126	373	47,744	53,712	23,872	3,400K	XA3SD3400A

Notes: 1. System gates include 20%-30% of CLBs used as RAMs.
2. Each slice comprises two 4-input logic function generators (LUTs), two storage elements, wide-fu
3. Integrated in the DSP48A slices (Advanced Multiply Accumulate element).
4. Temperature Range Automotive I (T<sub>1</sub> = -40°C to +100°C); Automotive Q (T<sub>1</sub> = -40°C to +125°C).

s, and carry logic

# **APPENDIX: AUTOMOTIVE DEVICES**

XA Product Line

Spartan®-3A FPGAs

Spartan-3A DSP FPGAs



# XA Product Line

1. Temperature Grade XA CPLD Automotive I ( $T_{\rm A}$ = -40°C to +85°C); Automotive Q ( $T_{\rm A}$ = -40°C to +105°C with T <sub>I MXXMMM</sub> = 2 Area dimensions for lead-frame products are inclusive of the leade
emperature Grade XA CPLD Automotive I ( $T_A = -40^{\circ}$ C to +85°C); Automotive Q ( $T_A = -40^{\circ}$ C to +105°C with T <sub>I MAXIMU</sub> readimensions for lead-frame products are inclusive of the leads
+105°C with T <sub>j MAXIMU</sub>
105°C with T <sub>j MAXIMU</sub>
with $T_j$ MAXIMU
rith T <sub>j</sub> MAXIMU
MAXIMU
MUMI

						ашну			
	Part Number	XA9536XL	XA9572XL	XA95144XL	XA2C32A	XA2C64A	XA2C128	XA2C256	XA2C384
	System Gates	800	1,600	3,200	750	1,500	3,000	6,000	9,000
	Macrocells	36	72	144	32	64	128	256	384
Proc	duct Terms Per Macrocell	90	90	06	56	56	56	56	56
	Global Clocks	ω	ω	ω	ω	ω	ω	ω	ω
Product Term C	Clocks Per Function Block	18	18	18	16	16	16	16	16
	Maximum I/O	34	72	117	33	64	100	118	118
Inpu	ut Voltage Compatible (V)	2.5/3.3/5	2.5/3.3/5	2.5/3.3/5	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3
Outpu	ut Voltage Compatible (V)	2.5/3.3	2.5/3.3	2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3	1.5/1.8/2.5/3.3
Minimu	um Pin-to-Pin Logic Delay	15.5	15.5	15.5	5.5	6.7	7	7	9.2
AL	utomotive I Speed Grades	-15	-15	-15	φ.	-7	-7	-7	-10
Aut	tomotive Q Speed Grades	-15	-15	-15	-7	\$	ά	\$	-11
	Temperature Grades <sup>(1)</sup>	Ι, Q	Ι, Q	I, Q	Ι, Q	I, Q	I, Q	I, Q	I, Q
	RoHS (Pb-free)	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
	XA Released	Yes	Yes	Yes	Yes	Yes	Yes	Yes	Yes
Package	Area <sup>(2)</sup>				Maximum User	· I/Os			
FP Packages (VQ): Very	y thin QFP (VQG44: 0.8 mm	n lead spacing; VQG64 and V	/QG100: 0.5 mm lead spacing	<u> </u>					
VQG44	12 x 12 mm	34	34		33	33			
VQG64	12 x 12 mm		52						
VQG100	16 x 16 mm					64	80	80	
FP Packages (TQ): Thin	1 QFP (0.5 mm lead spacing	(J)							
TQG100	16 x 16 mm		72						
TQG144	22 x 22 mm							118	118
ip Scale Packages (CP):	Wire-bond, chip-scale, BG,	A (0.5 mm ball spacing)							
CPG132	8 x 8 mm						100		
ip Scale Packages (CS):	Wire-bond, chip-scale, BG,	A (0.8 mm ball spacing)							
CSG144	12 x 12 mm			117					
	Product Term ( Product Term ( Inp Outp Millinim A Package Packages (VO): Ver FP Packages (TO): Ver TOG100 FP Packages (TO) Thi TOG114 ip Scale Packages (CP)	Product Terms Per Macrocell System Gates Nacrocells Product Terms Per Macrocell Global Clocks Product Term Clocks Per Function Block Maximum I/O Input Voltage Compatible (V) Output Voltage Compatible (V) Output Voltage Compatible (V) Nitimum Pinto-Pin Logic Delay Automotive G Speed Grades Automotive G Speed Grades (VG): Very Mini OFP (VOG44: 0.8 m VOG44 Packages (VO): Very thin OFP (VOG44: 0.8 m VOG44 15 v 10 mm tead spacing TGG144 p Scale Packages (CP): Vine-bond, chip-scale, BG C CPG 132 C CPG 1	Part Number     XA9S30XL Family       System Gates     800       Macrocelis     80       System Gates     80       Product Terms Per Macrocelis     90       Glabal Clocks     91       Imput Voltage Compatible (V)     2.5/3.3/5       Output Voltage Compatible (V)     2.5/3.3/5       Output Voltage Compatible (V)     2.5/3.3/5       Automotive O Speed Grades     -15       Automotive I Speed Grades     -15       Automotive I Speed Grades     1, Q       VORP Packages (VO) Very thin OFP (VOG44: 0.8 mm Tead spacing). VOG64 and VOG64     12 x 12 mm       VOGFP Packages (VO): Very thin OFP (0.5 mm lead spacing).     34       VOGFP Packages (VO): Very thin OFP (0.5 mm lead spacing).     34       VOGFP Packages (VO): Very thin OFP (0.5 mm lead spacing).     34       VOG64     12 x 12 mm       VOG64     16 x 16 mm       Top Tog (100     16 x 16 mm       Tog Tog (14     22 x 22 mm       Chip scale Packages (CP): Wire-bond, chip-scale, BGA (0.8 mm ball spacing).       Orph Scale Packages (CP): Wire-bond, chip-scale, BGA (0.8 mm ball spacing).	Part Number         XA9536XL         XA9572XL           System Gates         800         1.600           Macrocelis         36         72           Macrocelis         90         90         90           Froduct Terms Per Macrocelis         90         3         3         90         90         90         90         3         3         90         90         3         3         90         3         3         90         3         3         90         3         3         90         3         3         5	ily XA9572XL 1,600 72 90 3 1,600 72 90 3 1,513,315 2,513,315 2,513,315 2,513,315 2,513,315 2,513,315 2,513,315 2,513,315 1,5 -15 1,0 Yes Yes Yes 72 72 72 72 72 72 72 72 72 72	IV         XA9512XL         XA9514XL         XA2C32A           1.600         3,200         750           72         144         32           90         90         3         3           1.800         144         32           90         90         3         3           1.80         114         32           90         3         3         3           1.8         18         16         3         3           7.7         1.51.82.51,3         1.51.82.51,3         1.51.82.51,3           2.513.315         1.55         1.5        5           1.0         1.0         1.0         1.0         1.0           Yes         Yes         Yes         Yes         Yes           Yes         Yes         Yes         Yes         Yes           33         52         33         3.3         3.3           32         72         33         3.3         3.3           72         33         3.3         3.3         3.3           72         33         3.3         3.3         3.3	Iy         XA9572XL         XA95144XL         XA2032A         XA2032A         Image: Cool Runner Time II Fam           1,600         3,200         3,200         750	ily         CoolRunner <sup>TM</sup> -II Family           NA9572NL         XA9514XL         XA2C32A         XA2C64A         Image: Colspan="2">Image: CoolRunner <sup>TM</sup> -II Family           NA9572NL         XA9514XL         XA2C32A         XA2C64A         Image: Colspan="2">Image: CoolRunner <sup>TM</sup> -II Family           NA9572NL         XA9514XL         XA2C32A         XA2C64A         Image: Colspan="2">Image: CoolRunner <sup>TM</sup> -II Family           72         144         32         Image: Colspan="2">Image: CoolRunner <sup>TM</sup> -II Family           72         144         32         XA2C32A         XA2C64A         Image: Colspan="2">Image: Colspan="2" To Colspa="2" To Colspan="2" To Colspan="2" To Colspan="2" To C	CoolRunner <sup>TW</sup> -II Family           VMSF12AL         XA0032A         XA003A         XA003A         XA004A         XA04A         XA04A         XA04A         XA04A         XA04A         XA04A         XA04A         XA04A

#### **Corporate Headquarters**

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA Tel: 408-559-7778 www.xilinx.com

#### Europe

Xilinx Europe One Logic Drive Citywest Business Campus Saggart, County Dublin Ireland Tel: +353-1-464-0311 www.xilinx.com

#### Japan

Xilinx K.K. Art Village Osaki Central Tower 4F 1-2-2 Osaki, Shinagawa-ku Tokyo 141-0032 Japan Tel: +81-3-6744-7777 japan.xilinx.com

#### **Asia Pacific**

Xilinx Asia Pacific Pte. Ltd. 5 Changi Business Park Singapore 486040 Tel: +65-6407-3000 www.xilinx.com

# TAKE THE NEXT STEP VISIT US ONLINE AT WWW.XILINX.COM

For more information about Xilinx solutions for Automotive applications and the XA product family, please visit:

www.xilinx.com/esp/automotive.htm

© Copyright 2011 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

**EXILINX**®

Printed in the U.S.A. PN 2444-1