# VIVADO IP INTEGRATOR: ACCELERATED TIME TO IP CREATION AND INTEGRATION

Accelerating the development of smarter systems requires levels of automation that go beyond RTL-level design. With the introduction of the Vivado<sup>™</sup> Design Suite 2013.1, Xilinx delivers a SoC-strength, IP- and system-centric, next generation development environment that has been built from the ground up to address the productivity bottlenecks in system-level integration and implementation.

Vivado Design Suite dramatically accelerates product development cycles by enabling designs to be created more easily, meet timing more quickly, and by automating — not dictating — the developer's preferred design flow. Vivado Design Suite is built on a revolutionary, shared, scalable data model co-optimized for Xilinx® All Programmable FPGAs, SoCs, and 3D ICs. Accelerated design integration is achieved through a new IP-centric design flow that quickly turns a user's design or algorithms into reusable IP.

The Vivado Design Suite 2013.1 release includes the IP Integrator (IPI) feature, a new IP-centric design flow for accelerating the time-to-system integration. IPI increases programmable design productivity by 4X, lowering design costs and accelerating development of smarter systems.

## Accelerated Intelligent IP Integration

To accelerate the creation of highly integrated, complex designs in All Programmable devices, Vivado Design Suite 2013.1 is delivering intelligent IP integration with an early access release of the new IPI feature, which provides a new graphical and Tcl-based, correct-by-construction, IP- and system-centric design development flow.

Built on the foundation of the Vivado integrated design environment, the IPI feature provides a device and platform aware, interactive environment that supports intelligent auto-connection of key IP interfaces, one-click IP subsystem generation, real-time DRCs, and interface change propagation, combined with a powerful debug capability.

With IPI, design is correct-by-construction. Working at the interface level, design teams can rapidly assemble complex systems and leverage Vivado tools to ensure that designs and IP are configured correctly. IPI's built-in automated interface, device driver, and address map generation accelerates design assembly. Getting from concept to debug has never been faster.



#### VIVADO DESIGN SUITE WITH IP INTEGRATOR



Vivado Design Suite provides an extensible IP catalog, which can contain Xilinx, third-party, and intracompany IP that can be shared across a design team, division, or company. Vivado Design Suite leverages industry standards such as ARM®'s AXI interconnect and IP-XACT metadata when packaging IP. Now with IPI, Vivado Design Suite facilitates rapid development of smarter systems, which can include embedded, DSP, video, analog, networking, interface, building block, and connectivity IP consolidated into a hierarchical system and IPcentric view.

With open, industry IP standards, Vivado Design Suite enables third-party

vendors to deliver their IP portfolios to developers, who can now integrate them with Vivado IPI. Users can also package their own RTL, or C/C++/SystemC and MATLAB<sup>®</sup>/Simulink<sup>®</sup> algorithms into the IP catalog using Vivado High-Level Synthesis (HLS) or System Generator for DSP with the Vivado IP packager. Leveraging the extensible IP catalog, IPI provides automated IP subsystem generation. As an example, to generate a MicroBlaze<sup>™</sup> subsystem, a designer selects the MicroBlaze core, adds it to the design, and then uses IPI's built-in block generation feature and one-click IP customization to rapidly configure the interconnect, peripherals, memory map, and device driver information to increase designer productivity.

# Co-optimized for Xilinx All Programmable Solutions

Since its inception, Vivado Design Suite, with its analytical place and route technology that concurrently optimizes for congestion, wire length, and timing, has been architected to be device aware and co-optimized for maximum utilization of Xilinx's All Programmable solutions. However, now Vivado is not only device aware-it is target platform aware—supporting all Zyng<sup>™</sup> All Programmable SoCs (AP SoC) and 7 series FPGA boards and kits. By being target platform aware, Vivado Design Suite now configures and applies board-specific design rule checks, which ensures rapid bring up of working systems.

#### MICROBLAZE IP ONE-CLICK SUBSYSTEM GENERATION





Spoon y	Filter					
🔷 Parts		Family All		-		
📓 Boards	F	ackage All		<b>*</b>		
	Spee	d grade All		*		
Search: Q-		Reset All	Filters			
Board		Part	I/O Pin Count	Available IOBs	LUT Elements	FlipFlops
🦉 ZedBoard Z	yng Evaluation and Development Kit	🔷 xc7z020clg484-1	484	200	53200	106400
📓 Artix-7 AC7	01 Evaluation Platform	🔷 xc7a200tfbg676-2	676	400	134600	269200
and a second	705 Evaluation Platform	🔷 xc7k325tffg900-2	900	500	203800	407600
🦉 Kintex-7 KC	702 Evaluation Board	🔷 xc7z020clg484-1	484	200	53200	106400
Kintex-7 KC ZYNQ-7 ZC7		-	000	362	218600	437200
Kintex-7 KC ZYNQ-7 ZC7 ZYNQ-7 ZC7	706 Evaluation Board	🔷 xc7z045ffg900-2	900	OOL		
Kintex-7 KC           ZYNQ-7 ZC1           ZYNQ-7 ZC1           Virtex-7 VC1	706 Evaluation Board 707 Evaluation Platform	xc7z045ffg900-2 xc7vx485tffg1761-2	900	700	303600	607200

## TARGET PLATFORM AWARE: CONFIGURES AND APPLIES BOARD-SPECIFIC DESIGN RULE CHECKS

For example, by selecting the Zynq-7000 AP SoC ZC702 Evaluation Kit, and instantiating a Zynq processing system within IPI, Vivado Design Suite preconfigures the processing system with the correct peripherals, drivers, and memory map to support the board. Embedded design teams can now more rapidly identify, reuse, and integrate both software and hardware IP, targeting the dual-core ARM processing system and high-performance FPGA logic.

The user easily specifies the interface between the processing system and their logic with a series of dialog boxes. Interfaces are automatically generated, optimized for performance or area, and then users can add their own custom logic or use the Vivado IP catalog to complete their design.

## PRECONFIGURED PROCESSING SYSTEM FOR ZYNQ AP SOC ZC702 EVALUATION KIT





# Summary

Rapid development of smarter systems requires levels of automation that go beyond RTL-level design. Vivado Design Suite is uniquely positioned to do this. The Vivado IP Integrator accelerates IP- and system-centric design implementation by providing the following:

## Tight integration within the Vivado Integrated Design Environment

- Seamless inclusion of IPI subsystems into the overall design
- Rapid capture and packing of IPI designs for reuse
- Tcl scripting and graphical design
- Rapid simulation and cross-probing between multiple design views

## Support for All Design Domains

- Support for processor or processor-less designs
- Integration of algorithmic (Vivado HLS and System Generator) and RTL-level IP
- Combination of DSP, video, analog, embedded, connectivity
   and logic

## **Hierarchy Support**

- Matches typical designer flows
- Easy to reuse complex subsystems

#### AUTOMATED INTERFACE GENERATION

age Navigator	« PS-I	PL Configuration			
Zynq Block Design	+	Search: Q			
PS-PL Configuration		Name	Select	Description	
MIO Configuration MIO Table View		General			
		DMA Controller			
		- GP Master AXLINterrace		Enables General numbers and master interface 0	
lock Configuration		B M AVI GD1 interface		Enables General purpose axi master interface 0	
DDR Configuration		C CP Slave AVI Interface		Enables deneral purpose an master interrace 1	
	:	S AXI GPD interface		Enables General purpose 32-bit AXI Slave interface 0	
5MC Timing Calculation		S AVI GP1 interface		Enables General nurnose 32-bit AVI Slave interface 1	
Interrupts		HP Slave AXI Interface			
		S AXI HPO interface		Enables AXI high performance slave interface 0	
		<ul> <li>S AXI HP1 interface</li> </ul>		Enables AXI high performance slave interface 1	
		<ul> <li>S AXI HP2 interface</li> </ul>		Enables AXI high performance slave interface 2	
		<ul> <li>S AXI HP3 interface</li> </ul>		Enables AXI high performance slave interface 3	
		- ACP Slave AXI Interface			
		S AXI ACP interface		Enables AXI coherent 64-bit slave interface	
		Tie off Avi ISER		Tie off AvI ISER signals to always enable coherency	

#### **Advanced Design Services**

- DRCs on complex interface level connections during design assembly
- Recognition and correction of common design errors
- Automatic IP parameter propagation to interconnected IP
- System-level optimizations

# Take the NEXT STEP

To learn more about the Vivado Design Suite featuring the IP Integrator, please visit www.xilinx.com/vivado

#### **Corporate Headquarters**

Xilinx, Inc. 2100 Logic Drive San Jose, CA 95124 USA Tel: 408-559-7778 www.xilinx.com



Europe

Xilinx Europe One Logic Drive Citywest Business Campus Saggart, County Dublin Ireland Tel: +353-1-464-0311 www.xilinx.com

## Japan

Xilinx K.K. Art Village Osaki Central Tower 4F 1-2-2 Osaki, Shinagawa-ku Tokyo 141-0032 Japan Tel: +81-3-6744-7777 japan.xilinx.com

#### Asia Pacific Pte. Ltd.

Xilinx, Asia Pacific 5 Changi Business Park Singapore 486040 Tel: +65-6407-3000 www.xilinx.com

© Copyright 2013 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Printed in the U.S.A.