Advanced Search

  Xcell Publications Home
  Xcell Journal Online
  Magazines
  Solution Guides
  Books
  Product Selection Guides
  Product Literature
   
  Xcell Journal Archives
  Writing for Xcell Publications
  Advertising in Xcell Publications
  FREE Subscription
   
  Contact Us

 

Home : Xcell Publications : Xcell Journal Online

Xcell Journal Issue 54

Viewpoint: When Hardware Met Software  (7/11/05) 
Hardware/software integration is a sore spot at virtually every company. This article discusses how software and hardware teams can cooperate to make integration easier.
The PlanAhead Experience  (7/11/05) 
Xilinx customers have used PlanAhead software to reduce design costs and improve performance.
Performance vs. Power: Getting the Best of Both Worlds  (7/15/05) 
Xilinx conquers the 90 nm inflection point.
Managing Signal Integrity  (7/15/05) 
Being heard above the noise
Speed FPGA Debug with Mixed-Signal Oscilloscopes  (7/15/05) 
You can make internal measurements using Agilent scopes and the Xilinx ChipScope Pro analyzer.

Current Issue 54 

Download Entire Issue
Book PDF, 8.7 MB

Table of Contents
Viewpoint
When Hardware Met Software
System Performance
Faster and More Flexible Embedded Systems
Designing Control Circuits for High-Performance DSP Systems
Achieve Breakthrough Performance in Your System
The PlanAhead Experience
Designing with DSP48 Blocks Using Precision Synthesis
Never Design Another FIFO
Total Cost
Using a CPLD to Implement a QWERTY Keypad
FPGA-Based Video Games
High Performance Doesn’t Have to Mean High Cost
Smart Telematics Systems from Xilinx and Microsoft Corp.’s Automotive Business Unit
A Low-Cost Programmable PCI Express Solution
Power Management
Design Techniques to Reduce Power Consumption
Performance vs. Power: Getting the Best of Both Worlds
Merging CPLD Features into Handheld Applications
Connectivity
How to Detect Potential Memory Problems Early in FPGA Designs
Losing Less from Lossy Lines
Connecting Intel StrataFlash Memory to Spartan-3E FPGAs
Virtex-4 Source-Synchronous Interfaces Tool Kit
Bridging System Packet Interfaces
Managing Signal Integrity
Debugging
Hardware/Software Co-Verification
The scc-32/scc-16 Microsequencers and AHBDBG System Debugger
Timing Closure with Synplify Pro Software
Speed FPGA Debug with Mixed-Signal Oscilloscopes
General
Designer Challenges for Pb-Free and Green Products
A Shortcut to Effective Hierarchical Designs
Xilinx Education Services: Knowledge Creates Performance
Jobs Events Webcasts News Investors Feedback Legal Sitemap
© 1994-2008 Xilinx, Inc. All Rights Reserved.