



A High-Speed Broadcast Video Connectivity Solution

Xilinx Spartan-3E and Spartan-3A FPGAs, National Semiconductor Smart SERDES, and the Xilinx protocol stack provide a cost-effective and flexible approach to the challenges of multi-rate broadcast for SD, HD, and 3G-SDI.

by Bob Feng
Spartan Applications Engineer
Xilinx, Inc.
bob.feng@xilinx.com

Mark Sauerwald
SDI Applications Engineer
National Semiconductor
mark.sauerwald@nsc.com

Today's high-speed video application designers have significant challenges in addressing both the digital IP and analog physical interface requirements of their products. Because digital and analog components often have very different requirements, supporting both in one ASSP chip often compromises the quality or cost-effectiveness of the solution. It can also be difficult to find a solution that has exactly the right IP and physical interface without waste in area or flexibility to meet the requirements of multiple standards.

A new chip set featured by Xilinx and National Semiconductor combines the best of the digital and analog worlds into one

highly integrated solution. This solution, including the protocol IP stack, is handled by the Spartan™-3E or Spartan-3A FPGA silicon. The analog section is handled by National Semiconductor's family of SDI products for the greatest signal quality with the lowest jitter. It allows professional audio/video broadcast (AVB) system developers to concentrate more on their own specific video content processing functionality and IP instead of the front-end interface connectivity.

SDI Video Standards

Serial digital interface, or SDI [SMPTE-259M], is a broadcast industry standard widely adopted today to transport uncompressed standard-definition (SD) video signals over a single coaxial cable. By definition, SDI typically supports data rates of 270 Mbps to cover screen formats of 480i at 60 Hz (480i60).

High-definition (HD) SDI, or HD-SDI [SMPTE-292M], boosts the bit rate up to 1.485 Gbps to support high-definition formats like 720p60 and 1080i60.

Three-gigabit SDI, or 3G-SDI [SMPTE-424M], further extends the serial digital throughput up to 2.97 Gbps in order to carry the highest screen resolution: 1080p60.

National Semiconductor SDI

National Semiconductor offers a complete portfolio of products supporting the physical layer transmission for SDI applications and associated video clocks (timing). National's Smart SERDES is a new family of SDI serializers and deserializers with speed-grade options supporting SD SMPTE 259M at 270 Mbps, HD SMPTE 292M at 1.485 Gbps, and the

	Soft SERDES	Pixel Processing
SD-SDI	27 MHz	27 MHz
HD-SDI	148.5 MHz	74.25 MHz
3G-SDI	297 MHz	148.5 MHz

Table 1 – FPGA design frequency domains


new 3-Gbps standard (3G-SDI) SMPTE 424M at 2.97 Gbps (Table 1).

National's LMH0340 and LMH0341 deliver industry-leading analog performance:

- Ultra-low output jitter: 50 ps typical at HD and 3-Gbps rates (Figure 1)
- Exceptional input jitter tolerance: 0.6 UI minimum (Figure 2)
- Integrated, high-precision PLL for serial clock reference and data recovery
- Integrated cable driver in LMH0340 transmitter
- Integrated serial re-clocked loop through and driver
- Low power consumption
- TX: 420 mW
- RX: 590 mW
- No external VCOs or clock cleaning required

In addition to leading-edge analog performance, National's Smart SERDES family reduces the traditional parallel bus between the PHY (serializer or deserializer) and the host FPGA from a 20-bit, single-ended interface to a five-channel low-voltage differential signaling (LVDS) interface. This innovative narrow differential bus reduces EMI and simplifies board layout by reducing the number of traces on the interface and using fewer pins on the host FPGA. Additionally, National's discrete serializers and deserializers do not require any external VCOs or jitter-reducing PLLs (Figure 3).


The combined National/Xilinx Spartan solution enables low-cost FPGAs into the high-end AVB market supporting SD, HD, and 3-Gbps data rates for professional video applications.



Equipment: Tektronix CSA8000 sampling scope with 20-GHz sampling heads.

Input Signal: PRBS 2¹⁵-1
Data Rate: 2.97 Gbps

Figure 1 – 3-Gbps output alignment jitter from LMH0340: 30 ps



Data Rate: 2.97 Gbps
Equipment: Agilent J-BERT

Figure 2 – LMH0341 minimum input jitter tolerance: 0.6 UI

Spartan Features for Video Applications

The Spartan-3E and Spartan-3A FPGA families suit many aspects of video applications by offering high performance, high density (logic and I/O), great flexibility, and scalability with unique, cost-effective features such as:

- 50,000 to 1.6 million system gates
- True LVDS differential I/O drivers at more than 666 Mbps, with internal termination on receiver for direct chip-to-chip communication
- Double data rate (DDR) I/O registers at more than 300 MHz to increase effective bandwidth beyond 600 Mbps
- 18-Kb dual-port block RAMs at more than 200 MHz for FIFOs and data buffering
- Dedicated 18 x 18 multipliers at more than 200 MHz for high-speed digital signal processing
- Digital clock managers (DCMs)
- Clock deskew
- Frequency synthesis
- High-resolution phase shifting
- Wide frequency range (5 MHz to more than 300 MHz)
- Full programmability to easily modify the design during development or in




Figure 3 – SDI bill of materials reduction

plays an essential role in supporting all digital functions in the protocol IP stack, including:

- 20:5/5:20 LVDS soft serialization and de-serialization (SERDES)
- SMPTE scrambling/descrambling
- Video framer/de-framer
- CRC and line number insertion
- Rasterization
- ANC insertion
- Video standard detection and flywheel

The FPGA design is effectively divided into two frequency domains: “soft SERDES” and “pixel processing,” as illustrated in Table 2. The clock frequency used in the soft SERDES is typically only half the serialization bit rate, leveraging the DDR technique. On the other hand, the pixel processing clock frequency is determined by the relevant video transmission format: 74.25 MHz for 720p60 and 148.5 MHz for 1080p60.

The timing closure challenge is mainly on the soft SERDES side, as 297-MHz operation is required to achieve 594 Mbps across all of the differential channels. The Xilinx® Spartan applications team has been offering this soft SERDES reference design in a beta version since May 2007. Since then, Xilinx and National Semiconductor have conducted extensive testing. All three data rates have passed BERT test suites developed by Xilinx. Figure 4 illustrates the basic SERDES construct.

Xilinx has a long history of supporting SDI interfaces in the Virtex™ family of FPGAs. XAPP514, “Audio/Video Connectivity Solutions for the Broadcast Industry,” is a video connectivity IP and reference design book that details all aspects of the protocol stack: SDI, HD-SDI, DVB-ASI, SDTV/HDTV test pattern generation, and even embedded audio. Xilinx and National Semiconductor are actively working to port these highly valuable reference designs into Spartan-3E and Spartan-3A FPGAs. Figure 5 illustrates a list of successfully ported reference blocks used for demonstration purposes based on an internal evaluation board. Figure 6 illustrates an SMPTE 75% color bar display generated by the board.




Figure 4 – Basic soft SERDES construct in Spartan-3E FPGAs

the field, or to support multiple standards in a single solution

- Software and IP to quickly implement key features of video applications
- Design examples and reference boards to get started quickly

By using FPGAs, you can be compliant to industry standards while differentiating yourself from your competitors. Such differentiation may be too difficult to find using an ASSP solution and too expensive to

address with an ASIC. The flexibility of a programmable solution provides faster time to market, while field updates provide longer time in market. Numerous standards (and versions) cause uncertainty, so designs need flexibility in transmission schemes, MPEG profiles, display formats, and color correction.

Interconnect Soft SERDES and Protocol IP Stack

While the National Semiconductor Smart SERDES, equalizer and cable driver takes care of the SDI physical interface, the FPGA



Target Applications

Xilinx low-cost Spartan-3 generation FPGAs have been used successfully in a wide range of consumer and professional video applications. These include a JVC professional broadcast HDV camera/recorder using the Spartan-3E FPGA. The combination of the Spartan FPGA for the digital logic and National Semiconductor Smart SERDES for the analog interface opens up new possibilities in high-end applications in professional video, broadcasting, and digital cinema. Applicable products include high-definition video cameras, digital video recorders, video editors, and display monitors.

Conclusion

The power of Xilinx Spartan-3E and Spartan-3A FPGAs, combined with National's proven SD/HD/3G-SDI Smart SERDES and the XAPP514 protocol IP, delivers a cost-effective solution to the ever-increasing data throughput requirements of broadcast video applications. The complete hardware solution is available today, while Xilinx distribution partner Avnet will offer a complete SDI evaluation kit in the first quarter of 2008. 🌟

Product ID	Description	Max Data Rate	Data Rates Supported	SMPTE Standards Supported
LMH0340	Serializer and Driver	3G	2.97G 1.485G 270M	424M 292M 259M
LMH0341	Reclocking Deserializer	3G	2.97G 1.485G 270M	424M 292M 259M
LMH0040	Serializer and Driver	HD	1.485G 270M	292M 259M
LMH0041	Reclocking Deserializer	HD	1.485G 270M	292M 259M
LMH0050	Serializer	HD	1.485G 270M	292M 259M
LMH0051	Deserializer	HD	1.485G 270M	292M 259M
LMH0070	Serializer and Driver	SD	270M	259M
LMH0071	Reclocking Deserializer	SD	270M	259M

Table 2 – National Semiconductor's Smart SERDES family

TAKE THE NEXT STEP (Digital Edition: www.xcellpublications.com/subscribe/)

- Learn more and select the best Spartan FPGAs for your applications.
- Download XAPP514, "Audio/Video Connectivity Solutions for the Broadcast Industry."

Topics Relevant to You Delivered in One Monthly Newsletter!

Thanks for your feedback! We have now created a new Xilinx newsletter that will provide you all of the information you need in one location. This newsletter will replace the multiple topic newsletters you have currently been receiving.

It's simple! Choose only the topics you want to receive and your customized newsletter will be delivered to your inbox every month.

Register now for your chance to win free software, design kits, or one of 50 gift cards.

<http://newsletter.xilinx.com>

